



from outside the processor


In Data





















WB from mem phase































first Time	call [1:0]		
forwa	arding jmp	selector—	
	first time r	eturn [1:0]	

ı




		Register d	estination	
	—first Time call [1:0]—			
forwarding jmp selector				
			first time return	[1:0]


Julieli




__forw

——first time return [1:0]—









Register destination address——————————————————————————————————

after M2WB Connector

