Experiment 4 – Accelerator and Wrappers

Mehdi Jamalkhah, 810100111 Mobina Mehrazar, 810100216

Abstract— This document is a report for experiment #3 of Digital Logic Design Laboratory at ECE department, University of Tehran. The purpose of this experiment is to generate a wide variety of waveforms with different amplitude and frequency with an Arbitrary Function Generator (AFG).

Keywords— accelerator, frequency, wrapper, exponential, CPU, Verilog, engine, SoC.

I. INTRODUCTION

System on chip is an integrated circuit that integrates multiple components including digital, analog, hardware and software programs all in a single chip.

The main core of an SOC is a processor that handles different computational tasks within the system. In addition to the processor, the system includes a memory, Input/Output ports and accelerators.

Accelerators are dedicated computation units that usually execute one specific task which needs a smaller and less complicated datapath, and leads to a high frequency of operation for the accelerators. This is in contrary to CPUs in which millions of operations must be executed within a fix time interval.

This imposes a low frequency of operation for CPUs. To increase the speed of an SOC, hardware accelerators are usually embedded in the system. The processor will dispute some of its tasks to the hardware accelerator and during this time or different operations and store the result values in a memory. The CPU will access these results when it finishes its tasks. The focus of this experiment is on Accelerators and how to integrate them in an SOC.

A block diagram related to a typical Embedded system is shown in Fig. 1. This block diagram includes an accelerator and a memory.




Fig. 1 Block diagram of a typical integrated circuit. Any components that is in communication with CPU talks to CPU via signals "start" and "done".

The embedded system shown in this figure works as follows: When the CPU needs to compute an exponential value, because of the higher estimation speed of accelerator it asks the exponential hardware accelerator to complete this task. In this way the CPU can complete other software tasks in parallel with the accelerator. Before starting the computation, the CPU should send a set of data from memory to the accelerator. This data will be stored in a buffer inside the accelerator. When transferring is finished, CPU initiates the accelerator for a round exponential estimation. CPU uses its address bus for initiating a component. By decoding the address bus through an address logic, accelerator will have its "start" signal issued when needed. For simplicity in this experiment we will implement the whole CPU and address logic inside the testbench and when implementing on a FPGA, we will feed "start" through board switches.

II. EXPONENTIAL ENGINE

The accelerator that we are going to use is an exponential circuit. We will use the accelerator that designed in Digital Logic Design course. This accelerator starts working with a complete pulse on signal on "start" and when the computation is completed signal "done" be sent to the processor to acknowledge it. First we want to explore the design accuracy. Furthermore we need to be aware of maximum frequency of this accelerator to feed that with proper clock frequency.

A. Code examination:




Fig. 2 Simulation Result of exponential engine

$$x_1 = 0_d = 0 \cdot 1111_1111_1111_1111_b$$

 $e^{x_1} = 1_d = 00 \cdot 1111_1111_1111_1111$

$$x_2 = 0.9266_d = 0.1110_1101_0011_1100_b$$

 $e^{x_2} = 10.1000_0110_1011_0001$

3

$$x_3 = 0.375_d = 0110_0000_0000_0000_b$$

 $e^{x_3} = 1.4549_d = 01.0111_0100_0111_0011_b$

B. Design synthesize:




Fig. 3 Flow Summary of exponential engine

C. Maximum Frequency:

Slow 1200mV 85C Model Fmax Summary				
< <filter>></filter>				
	Fmax	Restricted Fmax	Clock Name	Note
1	162.05 MHz	162.05 MHz	clk	
162.05 MHz				

Fig. 4 Maximum Frequency of exponential engine

III. EXPONENTIAL ACCELERATOR WRAPPER

Although the accelerator is working with a higher frequency than the processor, for the handshaking signals of "start" and "done" the accelerator have to wait for the processor to send and receive these signals with its low frequency.

A. Controller

1) State diagram:




Fig. 5 Wrapper controller state diagram

2) Verilog description:

```
| Instance | Instance
```

Fig. 6 controller of wrapper Verilog code

B. Verilog description of wrapper:

```
Ln#
        timescale lns/lns
      module shiftReg(clk, shEn, ld, rst, dataIn, dataOut);
input clk, shEn, ld, rst;
            input [15:0] dataIn;
            output [15:0] dataOut;
            reg [15:0] data;
             always @(posedge clk, posedge rst) begin
                 if (rst) begin
                     data = 16'b0;
 11
                else if (ld) begin
                     data = dataIn;
 13
 14
                else if (shEn) begin
15
                     data = data << 1;
16
17
            end
18
            assign dataOut = data;
 19
        endmodule
```

Fig. 7 shift register Verilog code

```
In#

itimescale lns/lns

module shiftComb(shiftNumb, dataIn, dataOut);
input [1:0] shiftNumb;
input [17:0] dataIn;
output [20:0] dataOut;
assign dataOut = {3'b0, dataIn} << shiftNumb;
endmodule</pre>
```

Fig. 8 shift combinational Verilog code

```
Ln#
       timescale lns/lns
     module uiReg(clk, uiRegLd, ui, uiOut);
 2
 3
          input clk, uiRegLd;
           input [1:0] ui;
 5
           output [1:0] uiOut;
           reg [1:0] data;
 6
 7
     自中
           always @(posedge clk) begin
 8
               if (uiRegLd) begin
 9
                   data = ui;
10
               end
11
12
13
           assign uiOut = data;
14
       endmodule
15
```

Fig. 9 u_i register Verilog code

Fig. 10 Wrapper datapath Verilog code

Fig. 11 accelerator Verilog code

C. Simulation result of wrapper in Modelsim:




Fig. 12 simulation result part1




Fig. 13 simulation result part2

$$x = z + v = 2 + 0.0937$$

$$\rightarrow u = 10, v = 11000$$

$$e_{expected}^{x_1} = 8.115290514356445$$

$$e_{achieved}^{x_1} = 4.392822265625$$

$$e_{expected}^{x_2} = 8.912902981198736944925$$

$$e_{achieved}^{x_2} = 4.8245849609375$$

$$e_{expected}^{x_3} = 10.75101318607$$

$$e_{x_3}^{x_3}$$

$$e_{achieved}^{x_3} = 5.81951904296875$$

$$e_{expected}^{x_4} = 15.6426318841$$

$$e_{achieved}^{x_4} = 8.46746826171875$$

This huge difference between expected value and achieved one is because of floor function in formula of z_i which mathematically achieved, which means this error is not related to the design.

D. Synthesize result in Quartus:



Fig. 14 Flow Summary

E. Maximum Frequency of this accelerator wrapper:





Fig. 15 Maximum Frequency of accelerator wrapper

IV. IMPLEMENTING ACCELERATOR ON FPGA

In this part, we are to synthesize the wrapper and implement it on the FPGA.

A. Block Diagram:



B. Pin Planner:




Fig. 16 Pin Planner part1




Fig. 17 Pin Planner part2




Fig. 18 Pin Planner part3

C. Design synthesizing (flow summary):




Fig. 19 Flow Summary

D. Chip Planner:




Fig. 20 Chip Planner

E. Design test:

We set the u_i to 10 and v_i to 11000 by using keys. Those values are same as given values of wrapper simulation in Modelsim which shown in previous part.

Then we generated a complete pulse on signal "start", after a moment the done signal would be issued(LED G_1 would become on).




Fig. 21 First value of accelerator calculation: LED G_0 is on which means that FIFO is full. The output value is equal to $00100.01100_b = 4.375_d$.




Fig. 22 Second value of accelerator calculation: the output value is equal to $0010011010_b = 4.8125_d$.




Fig. 23 Third value of accelerator calculation: the output value is equal to $00101.11010_b = 5.8125_d$.




Fig. 24 Forth value of accelerator calculation: the output value is equal to $01000.01110_b = 8.4375_d$.




Fig. 25 Final state of accelerator: LED G_2 is on which means that FIFO is empty and all four values have been read.

V. CONCLUSIONS

In conclusion, System-on-Chip or SoC is a type of integrated circuit that combines multiple components of a computer or electronic system onto a single chip. This technology provides

several benefits, including reduced power consumption and lower costs. SoCs can also include specialized hardware accelerators that are designed to speed up performance for specific tasks.

Accelerators are used to improve performance in a wide range of computing applications, from scientific simulations and data analytics to machine learning and artificial intelligence.

A wrapper can be valuable tool for integrating an accelerator with a high frequency into a system with lower frequency CPU, helping to ensure that the system operates efficiently and effectively.

VI. ACKNOWLEDGMENT

This lab report was prepared and developed by Mehdi Jamalkhah and Mobina Mehrazar, bachelor students of Computer engineering at University of Tehran, under the supervision of professor Zain Navabi.