

# AVLSI SIMULATION REPORT

شماره دانشجویی: 990122600012


نام: علی کارآموده

## First Question:


In the first question, we are required to draw the layout for the following function, do the design rule check (DRC), and show the results of its simulation.

$$F = \overline{(A + B) \cdot (C + D)}$$

Here is the implementation of the function in CMOS logic, and its associated stick diagram.



The following figure shows the layout of function F in the LEdit tool.



As we can see, the Design Rule Check (DRC) shows that there is no design problem. Our approach to drawing the layout was based on the lambda rules and we used 180nm technology to do this.

We only have transistors layout in the *.spc* file generated by the EDA tool. Thus, to be able to see the waves of the simulation, we add the voltage sources and other necessary commands and then change the extension of the file from *.spc* to *.sp* to be able to simulate the file in the Hspice simulation tool. Here is how we've done it for a simple CMOS inverter gate (the file can be found in the example folder with the name *NOT.sp*).



In the above figure, the yellow line indicates the input and the red line shows the output. To assure the veracity of the layout and its consistency with our implementation, we show the name of the transistors, the necessary nodes, and the required voltage sources in the following picture (the corresponding file is *F\_Function.sp* in the example folder).



$$F = (A+B) \cdot (C+D)$$


• sizing ( $\frac{W}{L}$ )

→ Dual:  $AB+CD$



منابع پالسی  $\Rightarrow V_D, V_C, V_B, V_A$

منبع ولتاژ برای منبع تغذیه با مقدار ثابت


$V_{DD}$






Sizing based on CMOS unit inverter:



In the end, we have the simulation results for the F function in the following figures.









### Second Question:

In this question, the function that needs to be implemented is as follows.

$$G = G_3 + P_3(G_2 + P_2(G_1 + P_1G_0))$$


In the previous exercise, we have implemented the  $G'$  in CMOS logic and its corresponding stick diagram.






As we can see, the above logic implements  $G'$ , thus rather than changing the whole implementation, we just add a CMOS inverter to the output of the function. Here is the sample layout for a CMOS inverter in the LEdit tool.






By simply adding this layout to the end of our G' function, we can get the G function. This is what we've done in the following layout.



The DRC is clean (shows no error). To connect the two gates, we use a via at the end of the G' gate and a poly contact on the poly of the inverter gate. We use the Metal1 on the poly, to put another via on

the input of the inverter gate, and therefore, we can easily connect the two gates by Metal2. Here is a picture of how this can be done.



To assure the veracity of the layout and its consistency with our implementation, we show the name of the transistors, the necessary nodes, and the required voltage sources in the following picture (the corresponding file is *G\_Function.sp* in the example folder).



$$G = G_3 + P_3(G_2 + P_2(G_1 + P_1 G_0))$$

$$\bar{G} = \overline{G_3 + P_3(G_2 + P_2(G_1 + P_1 G_0))}$$

• sizing ( $\frac{W}{L}$ )







$$\text{Dual: } G_3 \cdot [P_3 + (G_2 \cdot [P_2 + (G_1 \cdot (P_1 + G_0))])]$$

منابع ولتاژ پالسی :

$V_{P2}$  ,  $V_{G2}$  ,  $V_{P3}$  ,  $V_{G3}$

$V_{G0}$  ,  $V_{P1}$  ,  $V_{G1}$

منبع ولتاژ ثابت برای منبع تغذیه :  $V_{DD}$



Finally, we have the simulation results as follows.

