
آزمایشگاه سیستم های دیجیتال2

آزمایش 4

شیفت رجیستر

## شیفت رجیستر (Shift Register)



#### ادامه

مدهای کاری شیفت رجیسترها:


• ورودی سربیال-خروجی موازی (Serial-in to Parallel-out) یا SIPO


• ورودی سربیال-خروجی سربیال (Serial-in to Serial-out) یا SISO

• ورودی موازی-خروجی سریال (Parallel-in to Serial-out) یا PISO

• ورودی موازی-خروجی موازی (Parallel-in to Parallel-out) یا PIPO

## **SIPO Shift Registers**







شماره پالس ساعت	$\mathrm{Q}_A$	$\mathrm{Q}_{B}$	$\mathrm{Q}_{C}$	$\mathrm{Q}_D$
0	0	0	0	0
١	١	0	0	0
۲	0	١	٥	0
٣	٥	•	1	0
۴	٥	•	0	1
۵	٥	٥	٥	0
				4

## **SISO Shift Registers**








## **PISO Shift Registers**




### **PIPO Shift Registers**








## شیفت رجیستر عمومی (Universal)



74LS194

$S_1$	$S_2$	نوع رجيستر
0	٥	نگەدار
0	1	شیفت به راست
1	•	شیفت به چپ
1	1	مد موازی

# **Functional Registers**A Basic Shift Register



# **Functional Registers**A Basic Shift Register

endmodule

### **Functional Registers**

#### A Basic Shift Register

```
module tb shift;
   // Inputs
    reg [3:0] d;
   reg clk;
    reg ld;
    reg rst;
    reg l r;
    reg s in;
    // Outputs
    wire [3:0] q;
    // Instantiate the Unit Under Test (UUT)
    shift reg uut (
        .d(d),
        .clk(clk),
        .ld(ld),
        .rst(rst),
        .1 r(1 r),
        .s_in(s_in),
        .q(q)
    initial repeat (40) #20 clk = ~clk;
```

```
initial begin
        // Initialize Inputs
        d = 0;
        clk = 0;
        1d = 0;
        rst = 0;
        1 r = 0;
        s in = 0;
        #10 \text{ rst} = 1; d = 3;
        #20 \text{ rst} = 0;
        #40 ld = 1;
        #40 d = 4;
        #40 d = 10;
        #40 1d = 0; 1 r = 1;
        #80 s in = 1;
        #80 1 r = 0;
        #80 s in = 0;
    end
endmodule
```

# Functional Registers Universal Shift Register

```
module shift_reg (input clk, rst, r_in, l_in, en, s1, s0,
                   inout [7:0] io);
   reg [7:0] q_int;
   assign io = (en) ? q_int : 8'bz;
   always @( posedge clk ) begin
      if( rst )
         #5 q int = 8'b0;
      else
         case ( {s1,s0} )
             2'b01 : // Shift right
            q int <= \{ r in, q int[7:1] \};
             2'b10 : // Shift left
             q_int <= { q_int[6:0], 1_in };</pre>
             2'b11 : // Parallel load
            q_{int} = io;
             default : // Do nothing
             q int <= q int;
         endcase
      end
```

#### **Functional Registers**

**Universal Shift Register** 

```
module tb shift;
   // Inputs
   reg clk;
   reg rst;
   reg r in;
   reg l in;
    reg en;
   reg s1;
   reg s0;
   // Bidirs
   wire [7:0] io;
    // Instantiate the Unit Under Test (UUT)
    shift reg uut (
        .clk(clk),
        .rst(rst),
       .r in(r in),
        .l in(l in),
        .en(en),
        .s1(s1),
        .s0(s0),
        .io(io));
    initial repeat (40) #20 clk = ~clk;
```

```
initial begin
        // Initialize Inputs
        clk = 0;
        rst = 0;
        r in = 0;
        l in = 0;
        en = 0;
        sl = 0;
        s0 = 0;
        #10 \text{ rst} = 1;
        #20 \text{ rst} = 0; io = 5;
        #40 s1 = 0; s0 = 1;
        #40 r in = 1; en = 1;
        #80 io = 10;
        #40 s1 = 1; s0 = 0;
        #40 l in = 1;
        #80 s1 = 1; s0 = 1;
        #40 io = 12;
        #40 en = 0;
    end
endmodule
```

Separate register combinational blocks
Multi-bit Shifter with Separate Register Block

