
آزمایشگاه سیستم های دیجیتال2

آزمایش 2


جمع کننده ها


نیمه جمع کننده(Half adder)



A	В	С	S	
0	0	0	0	0 + 0 = 0
0	1	0	1	0 + 1 = 1
1	0	0	1	1+0=1
1	1	1	0	1 + 1 = 10


(Full adder)تمام جمع کننده







C-in	В	Α	Sum	C-out
О	О	О	0	0
О	О	1	1	0
О	1	О	1	0
О	1	1	О	1
1	О	О	1	0
1	О	1	0	1
1	1	О	О	1
1	1	1	1	1

ادامه





Gate Primitives Majority Circuit



Gate Primitives Majority Circuit

```
module maj3 (a, b, c, y);
   input a, b, c;
   output y;
   wire im1, im2, im3;
   and \#(2, 4)
      (im1, a, b),
      (im2, b, c),
      (im3, c, a);
   or \#(3, 5) (y, im1, im2, im3);
```

Assign Statements

Bitwise operators maj3 with assign Statement

```
`timescale 1ns/100ps


module maj3 (input a, b, c, output y);
   assign #(4) y = (a & b ) | (b & c ) | (a & c );
endmodule
```

Gate Primitives Test for Majority Circuit

```
module test_maj;
  // Inputs
  reg a;
  reg b;
  reg c;
  // Outputs
  wire y;
  // Instantiate the Unit Under Test (UUT)
  maj3 uut (
        .a(a),
        .b(b),
        .c(c),
        .y(y));
```

```
initial begin
        // Initialize Inputs
        a = 0; b = 0; c = 0;
        #20 a = 1;
        #5 b = 1;
        #20 a = 0; b = 0; c = 0;
       #20 a = 1;
       #5 c = 1;
        #20 a = 0; b = 0; c = 0;
        #20 b = 1;
        #5 c = 1;
        #20 a = 0; b = 0; c = 0;
    end
endmodule
```

Three input XOR XOR Circuit



Three input XOR

XOR Circuit

```
module xor3_mtm (input a, b, c, output y);
   wire a_, b_, c_;
   wire im1, im2, im3, im4;
                                   Min: type: Max Delay
   not #(1:3:5, 2:4:6)
      (a_, a),
      (b_, b),
      ( C_, C );
   nand \#(2:4:6, 3:5:7)
      ( im1, a_, b_, c ),
      ( im2, a_, b, c_ ),
      ( im3, a, b_, c_ ),
      (im4, a, b, c);
   nand \#(2:4:6, 3:5:7) (y, im1, im2, im3, im4);
```

Assign Statements

Bitwise operators xor3 with assign Statement


```
`timescale 1ns/100ps

module xor3 (input a, b, c, output y);
   assign y = a ^ b ^ c;
endmodule
```

Three input XOR Test for XOR Circuit

```
module test xor3;
                                                  initial repeat (9) #10 a = ~a;
                                                  initial repeat (5) #20 b = ~b;
    // Inputs
                                                  initial repeat (5) \#40 \text{ c} = \text{~c};
    reg a;
                                                  initial begin
    reg b;
                                                      // Initialize Inputs
    reg c;
                                                      a = 0;
    // Outputs
                                                      b = 0;
    wire y;
                                                      c = 0;
    // Instantiate the Unit Under Test (UUT)
                                                      // Wait 100 ns for global reset to finish
    xor3 mtm uut (
                                                      #100;
        .a(a),
        .b(b),
                                                      // Add stimulus here
        .c(c),
        . у (у)
                                                  end
```

Simple hierarchies
Full Adder Using xor3_p and maj3_p



Assign Statements

Bitwise operators Add 1 bit with assign Statement

```
`timescale 1ns/100ps

module add_1bit (input a, b, ci, output s, co);

assign #(10) s = a ^ b ^ ci;
assign #(8) co = ( a & b ) | ( b & ci ) | ( a & ci );

endmodule
```

Assign Statements

Bitwise operators Full Adder Using Concatenation

```
`timescale 1ns/100ps

module add_1bit (input a, b, ci, output s, co);
   assign #(3, 4) {co, s} = {(a & b) | (b & ci) | (a & ci), a^b^ci};
endmodule
```

Simple hierarchies Full Adder Using xor3_p and maj3_p

```
`timescale 1ns/100ps

module add_1bit_p (input a, b, ci, output sum, co);

    xor3_p xr1 (a, b, ci, sum);
    maj3_p mj1 (a, b, ci, co);

endmodule
```


Simple hierarchies

Test for Full Adder Using xor3_p and maj3_p

```
module test 1bit p;
    // Inputs
    reg a;
    reg b;
    reg ci;
   // Outputs
    wire s;
    wire co;
    // Instantiate the Unit Under Test (UUT)
    add 1bit p uut (
        .a(a),
        .b(b),
        .ci(ci),
        .sum(s),
        .co(co));
```

```
initial begin
        // Initialize Inputs
        a = 0;
        b = 0;
        ci = 0;
        #50 a = 1;
        #50 b = 1;
       #50 ci= 1;
        #50 a = 0;
        #50 b = 0;
        // Wait 100 ns for global reset to finish
        #100;
        // Add stimulus here
    end
endmodule
```

Vector declarations A 4-bit Adder by Wiring Four Full Adders



Vector declarations A 4-bit Adder by Wiring Four Full Adders

endmodule

add_1bit_p fa1 (.a(a[1]),.b(b[1],.ci(c1),.sum(s[1]),.co(c2));

Iterative structures 4-bit Adder Using Array of Instances

endmodule

Vector declarations

A 4-bit Adder by Wiring Four Full Adders

```
initial begin
module test add4;
   // Inputs
                                                    // Initialize Inputs
    reg [3:0] a;
                                                    a = 0;
   reg [3:0] b;
                                                    b = 0;
   reg ci;
                                                    ci = 0;
   // Outputs
                                                    #50 a = 4'b1010; b = 4'b1001;
    wire [3:0] s;
                                                    #50 a = 4'b0010; b = 4'b1001;
    wire co;
                                                    #50 a = 4'b1011; b = 4'b1101; ci = 1;
    // Instantiate the Unit Under Test (UUT)
                                                    // Wait 100 ns for global reset to finish
    add 4bit uut (
                                                    #100;
        .a(a),
                                                    // Add stimulus here
        .b(b),
        .ci(ci),
                                                end
        .s(s),
                                            endmodule
        .co(co));
```