
#### **Sequential Circuit Description**

Separate register combinational blocks
Multi-bit Shifter with Separate Register Block



#### **Sequential Circuit Description**

## Separate register combinational blocks Shifter Verilog Code


```
module shift_reg( input [3:0] d_in, input clk, sr, sl, ld, rst,
                  input [1:0] s_cnt, output reg [3:0] q);
   reg [3:0] int_q;
   always @(din, q, s cnt, sr, sl, ld) begin: combinational
      if ( ld )
         int q = d in;
      else if( sr )
         int_q = q >> s_cnt;
      else if( sl )
         int_q = q \ll s_{cnt};
      else int q = q;
   end
   always @( posedge clk ) begin: register
      if (rst) q <= 0;
      else q <= int_q;</pre>
   end
endmodule
```

آزمایشگاه سیستم های دیجیتال2


آزمایش 5

مالتی پلکسر - دی مالتی پلکسر


#### Multiplexer




#### Continued




S	out
0	10
1	I1




#### Continued






#### Continued



$S_1$	$S_0$	Y
0 0 1 1	0 1 0 1	$I_0 \\ I_1 \\ I_2 \\ I_3$

#### A Multiplexer Using Basic Gates



# A Multiplexer Using Basic Gates Primitive instantiations

```
module MultiplexerA (input a, b, s, output w);
    wire a_sel, b_sel, s_bar;
    not U1 (s_bar, s);
    and U2 (a_sel, a, s_bar);
    and U3 (b_sel, b, s);
    or U4 (w, a_sel, b_sel);
endmodule
```

#### A Multiplexer Assign Statement and Boolean

```
module MultiplexerB (input a, b, s, output w);
   assign w = (a & ~s) | (b & s);
endmodule
```


# A Multiplexer Assign Statement and Condition operator

```
module MultiplexerC (input a, b, s, output w);
   assign w = s ? b : a;
endmodule
```

#### A Multiplexer Procedural Statement

```
module MultiplexerD (input a, b, s, output w);
  reg w;
  always @ (a, b, s) begin
     if (s) w = b;
     else w = a;
  end
endmodule
```

# Register Transfer Level Design with Verilog A Multiplexer Using ANDOR Module Instantiation



### A Multiplexer Using ANDOR Module Instantiation

```
module ANDOR (input i1, i2, i3, i4, output y);
   assign y = (i1 & i2) | (i3 & i4);
endmodule
//
module MultiplexerE (input a, b, s, output w);
   wire s_bar;
   not U1 (s_bar, s);
   ANDOR U2 (a, s_bar, s, b, w);
endmodule
```

# A Multiplexer Test bench for all Multiplexer

```
module test (output w) ;
     reg a,s=0,b;
     //wire w;
     MultiplexerA icl (a,s,b,w);
     always
     begin
        #20; s = ~s;
     end
     initial
     begin
        #10; a = 1; b = 0;
        #50; a = 0; b = 1;
        #200; $stop;
        end
endmodule
```