Power MOSFET

24 V, 80 A, N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

• These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

,				
Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	V_{DSS}	24	Vdc	
Gate-to-Source Voltage - Continuous	V_{GS}	±20	Vdc	
Drain Current – Continuous @ $T_C = 25^{\circ}C$ – Single Pulse ($t_p = 10 \mu s$)	I _D I _{DM}	80* 200	Adc	
Total Power Dissipation @ T _C = 25°C	P_{D}	75	Watts	
Operating and Storage Temperature Range	T _J , T _{stg}	–55 to 150	°C	
Single Pulse Drain-to-Source Avalanche Energy – Starting T_J = 25°C (V_{DD} = 24 Vdc, V_{GS} = 10 Vdc, I_L = 17 Apk, L = 5.0 mH, R_G = 25 Ω)	E _{AS}	733	mJ	
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 1) – Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.65 67 120	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in²).
- 2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in²).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX	
24 V	5.0 mΩ	80 A	

N-Channel










CASE 369AA CASE 369C CASE 369D DPAK **DPAK** DPAK (Surface Mount) (Surface Mount) (Straight Lead) STYLE 2 STYLE 2 STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENTS



80N02 = Device Code Υ = Year WW = Work Week = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.


^{*}Chip current capability limited by package.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Chai	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 250 µAdc) Positive Temperature Coefficient		V _{(BR)DSS}	24 -	27 25	- -	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{GS} = 0 \text{ Vdc}, V_{DS} = 24 \text{ Vdc})$ $(V_{GS} = 0 \text{ Vdc}, V_{DS} = 24 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		I _{DSS}	_ _	- -	1.0 10	μAdc
Gate-Body Leakage Current (V _{GS}	$= \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0 \text{ Vdc})$	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$ Negative Threshold Temperature C	Coefficient	V _{GS(th)}	1.0	1.9 -3.8	3.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3) $ (V_{GS} = 10 \text{ Vdc}, I_D = 80 \text{ Adc}) $ $ (V_{GS} = 4.5 \text{ Vdc}, I_D = 40 \text{ Adc}) $ $ (V_{GS} = 10 \text{ Vdc}, I_D = 20 \text{ Adc}) $ $ (V_{GS} = 4.5 \text{ Vdc}, I_D = 20 \text{ Adc}) $ $ (V_{GS} = 4.5 \text{ Vdc}, I_D = 20 \text{ Adc}) $		R _{DS(on)}	- - -	5.0 7.5 5.0 7.5	5.8 9.0 5.8 9.0	mΩ
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 10 Adc) (Note 3)	9FS	_	20	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V _{DS} = 20 Vdc,	C _{iss}	_	2250	2600	pF
Output Capacitance	$V_{GS} = 0 V$	C _{oss}	_	900	1100	
Transfer Capacitance	f = 1.0 MHz)	C _{rss}	_	400	525	
SWITCHING CHARACTERISTICS (Note 4)					
Turn-On Delay Time	(V _{GS} = 4.5 Vdc,	t _{d(on)}	_	17	30	ns
Rise Time	$V_{DD} = 20 \text{ Vdc},$	t _r	-	67	125	
Turn-Off Delay Time	I _D = 20 Adc,	t _{d(off)}	-	28	45	
Fall Time	$R_G = 2.5 \Omega$)	t _f	_	40	75	
Gate Charge	(V _{GS} = 4.5 Vdc,	Q _T	_	30	42	nC
	$I_D = 20 \text{ Adc},$	Q1	_	7.0	12	1
	V _{DS} = 20 Vdc) (Note 3)	Q2	_	18	28	
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage		V _{SD}	- - -	0.92 1.05 0.70	1.2 - -	Vdc
Reverse Recovery Time	(I _S = 20 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs) (Note 3)	t _{rr}	_	38	52	ns
		t _a	-	20	-]
		t _b	-	18	-	1
Reverse Recovery Stored Charge		Q _{rr}	_	0.038	_	μС

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



160 150 $V_{DS} \ge 24 \text{ V}$ 140 130 120 DRAIN CURRENT (AMPS) 110 100 80 70 T_J = 25°C 60 50 40 $T_J = 125^{\circ}C$ 30 20 $T_J = -55^{\circ}C$ 10 ے 2 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Gate-To-Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-To-Source Leakage Current versus Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance



V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 10. Diode Forward Voltage versus Current

TYPICAL CHARACTERISTICS






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Diode Reverse Recovery Waveform




Figure 13. Thermal Response - Various Duty Cycles

ORDERING INFORMATION


Order Number	Package	Shipping [†]
NTD80N02T4G	DPAK-3 (Pb-Free)	2500 / Tape & Reel
NTD80N02-1G	DPAK-3 Straight Lead (Pb-Free)	75 Units / Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369AA-01 **ISSUE B**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: INCHES.

 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.


 - PLANE H.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090 BSC		2.29 BSC	
Η	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
2	0.020	BSC 0.51 BSC		BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

4. DRAIN

SOLDERING FOOTPRINT*




 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369C-01 ISSUE D



NOTES:

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

PACKAGE DIMENSIONS

DPAK CASE 369D-01 **ISSUE B**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		INCHES MILLIMETE		IETERS
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	BSC	2.29	BSC	
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
Κ	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE

- 2 DRAIN
- SOURCE DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered radiations of semiconduction Components industries, Ite (SCILLO). Solitude services are injust of make drainges without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative