Design of Digital Circuits: Lab Report				
Lab 1: Drawing Basic Circuits				
Date	08.03.2019	Grade		
Names	David Zollikofe/			
	Sven Pfiffner	Lab session / lab room		
		Fri. 10:00 E 26. 1		

You have to submit this report via Moodle.

Use a zip file or tarball that contains the report and other required material. Only one of the members of each group should submit. All members of the group will get the same grade.

The name of the submitted file should be Lab1_LastName1_LastName2.zip (or .tar), where LastName1 and LastName2 are the last names of the members of the group.


Exercise 1



(a) Assume that we were only using 2-input AND gates and 2-input XNOR gates to create our comparator in <u>Part 1</u> in this week's lab manual. How many of each gate would you use for a comparator of width 8, 16, 32 and 64 bits? What is the logic depth in each case?

Note: the logic depth of a combinational circuit is defined as the number of logic gates in the longest signal path (path from input to output).


Comparator Width	2-input XNOR gates	2-input AND gates	Logic depth
8 bits	8	15	4
16 bits	16	31	5
32 bits	32	63	6
64 bits	64	127	7




The circuit has to compare each digit of the two inputs.

So we definitely need n-XNOR gates for a comporator of width n.


- **(b)** Given the comparator width is N, derive general expressions for calculating the following:
- (i) The number of 2-input XNOR gates



(ii) The number of 2-input AND gates




(iii) The logic depth



2

Exercise 2

Use two instances of the 1-bit comparator we designed in Part 2 in this week's lab to



Exercise 3

What is the logic depth of each of the output ports in the circuit of Exercise 2?

01 : Depth 5

Oz: Depth 4
Oz: Depth 5

