


Moein Karimi

②




$$n = 5/2$$

worst case delay = 237


④

Nmos = (3, 4, 5)




Pmos = (5, 6, 7)




use pass transistor




use CMOS structures →






C_i	a_{i1}	a_{i0}	b_{i1}	b_{i0}	C_0	s_{i1}	s_{i0}	
0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1	1
0	0	0	1	0	0	1	0	2
0	0	0	1	1	0	1	1	3
0	0	1	0	0	0	0	1	4
0	0	1	0	1	0	1	0	5
0	0	1	1	0	1	1	1	6
0	0	1	1	1	1	0	0	7
0	1	0	0	0	0	1	0	8
0	1	0	0	1	0	1	1	9
0	1	0	1	0	1	0	0	10
0	1	0	1	1	1	0	1	11
0	1	1	0	0	0	1	1	12
0	1	1	0	1	1	0	0	13
0	1	1	1	0	1	0	1	14
0	1	1	1	1	1	1	0	15
1	0	0	0	0	0	0	1	16
1	0	0	0	1	0	1	0	17
1	0	0	1	0	0	1	1	18
1	0	0	1	1	1	0	0	19
1	0	1	0	0	0	1	0	20
1	0	1	0	1	0	1	1	21
1	0	1	1	0	1	0	0	22
1	0	1	1	1	1	0	1	23
1	1	0	0	0	0	1	1	24
1	1	0	0	1	1	0	0	25
1	1	0	1	0	1	0	1	26
1	1	0	1	1	1	1	0	27
1	1	1	0	0	1	0	0	28
1	1	1	0	1	1	0	1	29
1	1	1	1	0	1	1	0	30
1	1	1	1	1	1	1	1	31



CO delay : $t_{01} = 384$
 $t_{00} = 420$

S delay = 3048


CMOS mux 4-1







7
Carry out worst case
delay: to 1: 37
to 0: 76
5 worst case delay: 128

PMOS = (5, 6, 7)
NMOS = (3, 4, 5)

2-1 mux pass transistor







2-1 mux CMOS







	a_1	a_0	0	1	1	0
C_i	0	0	1	1	0	1
	0	1	0	1	1	0



	a_2	a_1	a_0	0	1	1	0
C_i	0	0	0	0	0	0	0
	0	0	0	1	0	0	0







delay 459



delay = 737