

UVM FIFO Project


1) Bug Report :

- wr_ack should be Low when reset is asserted .**
- overflow should be Low when reset is asserted .**
- underflow should be Low when reset is asserted .**
- underflow output should be Sequential .**
- Uncovered case when both wr_en and rd_en are high and FIFO if full , Reading process happens .**
- Uncovered case when both wr_en and rd_en are high and FIFO if empty , Writing process happens .**
- almostfull is high when there is two spots empty , while it should be when only one spot is empty .**

2) Verification Plan :

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted the FIFO outputs (data_out & other flags) should be low .	Directed at the start of the simulation ,then randomized with constraint that drive reset to be off most of the time .	-	Immediate assertion to check for the async reset functionality
FIFO_2	When the wr_en is asserted, the FIFO is not Full , Writing Operation takes place with data_in input , wr_ack should be activated .	Directed with Write only Sequence that drives wr_en to 1 , rd_en to 0 , rst_n to 1 and randomizes data_in to take different values according to the constraints .	Cross Coverage between wr_en with rd_en and wr_ack	Concurrent assertion to check the wr_ack Functionality .
FIFO_3	When the FIFO is not empty & rd_en signal is high the data_out should take the value of the FIFO element with the rd_ptr address and the rd_ptr is incremented .	Directed with read only Sequence that drives wr_en to 0 , rd_en to 1 , rst_n to 1 and randomizes data_in to take different values according to the constraints .	-	Concurrent assertion to check the rd_ptr_wraparound & rd_ptr_threshold , Also a Reference model is made to check data_out Functionality .
FIFO_4	When the FIFO is full , the full flag should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and full .	Immediate assertion to check for the full Flag functionality
FIFO_5	When the FIFO is empty , the empty flag should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and empty .	Immediate assertion to check for the empty Flag functionality
FIFO_6	When the FIFO has only 1 space left , the almostfull flag should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and almostfull .	Immediate assertion to check for the almostfull Flag functionality
FIFO_7	When the FIFO has only 1 space occupied , the almostempty flag should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and almostempty .	Immediate assertion to check for the almostempty Flag functionality
FIFO_8	When the FIFO is empty and the rd_en signal is high , underflow signal should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and underflow .	Immediate assertion to check for the underflow Flag functionality
FIFO_9	When the FIFO is full and the wr_en signal is high , overflow signal should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and overflow .	Immediate assertion to check for the overflow Flag functionality

3) UVM Testbench Structure :



4) UVM Testbench Flow :

4.1 Top Module :

- Generates the clock .
- Instantiates the DUT (FIFO RTL) and the interface .
- Binds the DUT to the Assertions (SVA) module .
- Sets the interface using the configuration database to be accessed via any class below .
- Runs the test (FIFO_test) .

4.2 FIFO test :

- Builds the Environment (FIFO_env).
- Retrieve the virtual interface from configuration database by configuration object.
- Builds different Sequences .
- Passes these Sequences to the Sequencer .

4.3 FIFO Sequences :

- **Read only Sequence :** drives the DUT and Ref. model to do a Read only operation .
- **Write only Sequence :** drives the DUT and Ref. model to do a Write only operation .
- **Reset Sequence :** Resets the DUT and Ref. model .
- **Main Sequence :** Randomizes all stimulus .

4.4 FIFO Sequence_item :

- Contains the constrains blocks .
- Randomizes the input Signals .

4.5 FIFO Environment :

- Builds Scoreboard , Coverage collector and Agent .
- Connects the Agent to both Scoreboard and Coverage collector .

4.6 FIFO Scoreboard :

- Recieves the Seq_item from the monitor (via the agent) .
- Runs Ref. model and compare output signals with ref. signals.
- Reports the no. of both correct and incorrect comparisons .

4.7 FIFO Coverage Collector :

- Receives the Seq_item from the monitor (via the agent) .
- Contains the Covergroups to ensure the Functional Coverage mentioned in the Verification Plan .

4.8 FIFO Sequencer :

- Generates Transactions as Class objects and send it to the driver to be executed .

4.9 FIFO Driver :

- Gets the next item from the Sequencer .
- Drives this item using the Virtual interface .

4.10 FIFO Monitor :

- Captures signals information from DUT, translates it into sequence items and finally sends it analysis components (Ports & Exports).

5) Assertions Table :

Feature	Assertion
When reset is asserted , all pointers and flags should be tied to low .	if(!fifoif.rst_n) : assert final ((!FIFO.count)&&(!FIFO.wr_ptr)&&(!FIFO.rd_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
When reset is deactivated and fifo is full of elements (count == fifo_depth) Full flag should be activated .	if((fifoif.rst_n)&&(FIFO.count == fifoif.FIFO_DEPTH)) : assert final (fifoif.full);
When reset is deactivated and fifo is almost full of elements (count == fifo_depth - 1) Almostfull flag should be activated .	if((fifoif.rst_n)&&(FIFO.count == (fifoif.FIFO_DEPTH-1))) : assert final (fifoif.almostfull);
When reset is deactivated and fifo is almost empty (count == 1) Almostempty flag should be active .	if((fifoif.rst_n)&&(FIFO.count == 1)) : assert final (fifoif.almostempty);
When reset is deactivated and fifo is empty (count == 0) , Empty flag should be active .	if((fifoif.rst_n)&&(FIFO.count == 0)) : assert final (fifoif.empty);

When reset is deactivated and fifo is not full , wr_en is asserted ,then after a clock cycle wr_ack should be activated .	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en && !fifoif.full) => (fifoif.wr_ack) ;</pre>
When reset is deactivated and fifo is full , wr_en is asserted ,then after a clock cycle overflow flag should be activated .	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en && fifoif.full) => (fifoif.overflow) ;</pre>
When reset is deactivated and fifo is empty , rd_en is asserted ,then after a clock cycle underflow flag should be activated	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.rd_en && fifoif.empty) => (fifoif.underflow) ;</pre>
After writing FIFO_DEPTH entries (0 to 7), the wr_ptr should eventually wrap around back to 0.	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.wr_en && !fifoif.full) => ((FIFO.wr_ptr == (\$past(FIFO.wr_ptr) + 1)) ((FIFO.wr_ptr==0)&&(\$past(FIFO.wr_ptr)+1 == 8)));</pre>
After reading FIFO_DEPTH entries (0 to 7), the rd_ptr should eventually wrap around back to 0.	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (fifoif.rd_en && !fifoif.empty) => ((FIFO.rd_ptr == (\$past(FIFO.rd_ptr)+1)) ((FIFO.rd_ptr==0)&&(\$past(FIFO.rd_ptr)+1 == 8)));</pre>
After writing or reading FIFO_DEPTH entries (0 to 8) the counter should wraparound .	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) ({{fifoif.wr_en, fifoif.rd_en} == 2'b10} && !fifoif.full) ({{fifoif.wr_en, fifoif.rd_en} == 2'b11} && fifoif.empty) => (FIFO.count == \$past(FIFO.count)+1); @(posedge fifoif.clk) disable iff (!fifoif.rst_n) ({{fifoif.wr_en, fifoif.rd_en} == 2'b01} && !fifoif.empty) ({{fifoif.wr_en, fifoif.rd_en} == 2'b11} && fifoif.full) => (FIFO.count == \$past(FIFO.count)-1);</pre>
Wr_ptr should not exceed FIFO_DEPTH .	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (FIFO.wr_ptr < fifoif.FIFO_DEPTH) ;</pre>
Rd_ptr should not exceed FIFO_DEPTH .	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (FIFO.rd_ptr < fifoif.FIFO_DEPTH) ;</pre>
Counter should not exceed FIFO_DEPTH .	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) (FIFO.count <= fifoif.FIFO_DEPTH) ;</pre>

6) Design Code :

```
● ● ●
1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
7 //////////////////////////////////////////////////////////////////
8 module FIFO(fifo_if.DUT fifoif);
9
10 localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
11
12 reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17
18 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
19   if (!fifoif.rst_n) begin
20     wr_ptr <= 0;
21     // BUG DETECTED : wr_ack should be Low when reset is asserted .
22     fifoif.wr_ack <= 0 ;
23     // BUG DETECTED : overflow should be Low when reset is asserted .
24     fifoif.overflow <= 0 ;
25
26   end
27   // Writing Block
28   else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin
29     mem[wr_ptr] <= fifoif.data_in;
30     fifoif.wr_ack <= 1;
31     wr_ptr <= wr_ptr + 1;
32   end
33   else begin
34     fifoif.wr_ack <= 0;
35     if (fifoif.full & fifoif.wr_en)
36       fifoif.overflow <= 1;
37     else
38       fifoif.overflow <= 0;
39   end
40 end
41
42
43 // Reading Block
44 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
45   if (!fifoif.rst_n) begin
46     rd_ptr <= 0;
47     // BUG DETECTED : Underflow should be Low when reset is asserted .
48     fifoif.underflow <= 0 ;
49   end
50   else if (fifoif.rd_en && count != 0 ) begin
51     fifoif.data_out <= mem[rd_ptr];
52     rd_ptr <= rd_ptr + 1;
53   end
54   // BUG DETECTED : Underflow output should be Sequential .
55   else begin
56     if (fifoif.empty & fifoif.rd_en)
57       fifoif.underflow <= 1;
58     else
59       fifoif.underflow <= 0;
60   end
61 end
62
63 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
64   if (!fifoif.rst_n) begin
65     count <= 0;
66   end
67   else begin
68     if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
69       count <= count + 1;
70     else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
71       count <= count - 1;
72     // BUG DETECTED : Uncovered case when both wr_en and rd_en are high and FIFO if full , Reading process happens .
73     else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
74       count <= count - 1;
75     //BUG DETECTED : Uncovered case when both wr_en and rd_en are high and FIFO if empty , Writing process happens .
76     else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
77       count <= count + 1;
78
79   end
80 end
81
82 assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
83 assign fifoif.empty = (count == 0)? 1 : 0;
84 //BUG DETECTED : almostfull is high when there is two spots empty , while it should be only one .
85 assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0;
86 assign fifoif.almostempty = (count == 1)? 1 : 0;
87
88
89 endmodule
```

7) SVA code :

```
1  module fifo_sva (fifo_if.ASSR fifoif);
2
3 //Assertions
4
5 always_comb begin : RST_check
6   if(!fifoif.rst_n)
7     rst_assertion : assert final ((!FIFO.count)&&(!FIFO.wr_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
8   rst_cover : cover final ((!FIFO.count)&&(!FIFO.wr_ptr)&&(!FIFO.rd_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
9 end
10
11 always_comb begin : Full_check
12   if((fifoif.rst_n)&&(FIFO.count == fifoif.FIFO_DEPTH))
13     full_assertion : assert final (fifoif.full);
14   full_cover : cover final (fifoif.full);
15 end
16
17 always_comb begin : Almostfull_check
18   if((fifoif.rst_n)&&(FIFO.count == (fifoif.FIFO_DEPTH-1)))
19     almostfull_assertion : assert final (fifoif.almostfull);
20   almostfull_cover : cover final (fifoif.almostfull);
21 end
22
23 always_comb begin : Empty_check
24   if((fifoif.rst_n)&&(FIFO.count == 0))
25     empty_assertion : assert final (fifoif.empty);
26   empty_cover : cover final (fifoif.empty);
27 end
28
29 always_comb begin : Almostempty_check
30   if((fifoif.rst_n)&&(FIFO.count == 1))
31     almostempty_assertion : assert final (fifoif.almostempty);
32   almostempty_cover : cover final (fifoif.almostempty);
33 end
34
35
36 property wr_ack_p ;
37   @(posedge fifoif.clk)
38   disable iff (!fifoif.rst_n)
39   (fifoif.wr_en && !fifoif.full) |=> (fifoif.wr_ack) ;
40 endproperty
41
42 property overflow_p ;
43   @(posedge fifoif.clk)
44   disable iff (!fifoif.rst_n)
45   (fifoif.wr_en && fifoif.full) |=> (fifoif.overflow) ;
46 endproperty
47
48 property underflow_p ;
49   @(posedge fifoif.clk)
50   disable iff (!fifoif.rst_n)
51   (fifoif.rd_en && fifoif.empty) |=> (fifoif.underflow) ;
52 endproperty
53
54 property wr_ptr_wraparound;
55   @(posedge fifoif.clk)
56   disable iff (!fifoif.rst_n)
57   (fifoif.wr_en && !fifoif.full) |=> ((FIFO.wr_ptr == ($past(FIFO.wr_ptr) + 1))|| ((FIFO.wr_ptr==0)&&($past(FIFO.wr_ptr)+1 == 8)));
58 endproperty
59
60 property rd_ptr_wraparound;
61   @(posedge fifoif.clk)
62   disable iff (!fifoif.rst_n)
63   (fifoif.rd_en && !fifoif.empty) |=> ((FIFO.rd_ptr == ( $past(FIFO.rd_ptr)+1 ))|| ((FIFO.rd_ptr==0)&&($past(FIFO.rd_ptr)+1 == 8)));
64 endproperty
65
66 property counter_wraparound_incr;
67   @(posedge fifoif.clk)
68   disable iff (!fifoif.rst_n)
69   ( {{fifoif.wr_en, fifoif.rd_en} == 2'b10 } && !fifoif.full) || ( {{fifoif.wr_en, fifoif.rd_en} == 2'b11 } && fifoif.empty)
70   |=> (FIFO.count == $past(FIFO.count)+1);
71 endproperty
72
73 property counter_wraparound_decr;
74   @(posedge fifoif.clk)
75   disable iff (!fifoif.rst_n)
76   ( {{fifoif.wr_en, fifoif.rd_en} == 2'b01 } && !fifoif.empty) || ( {{fifoif.wr_en, fifoif.rd_en} == 2'b11 } && fifoif.full)
77   |=> (FIFO.count == $past(FIFO.count)-1);
78 endproperty
79
80 property wr_ptr_threshold ;
81   @(posedge fifoif.clk)
82   disable iff (!fifoif.rst_n)
83   (FIFO.wr_ptr < fifoif.FIFO_DEPTH) ;
84 endproperty
85
86 property rd_ptr_threshold ;
87   @(posedge fifoif.clk)
88   disable iff (!fifoif.rst_n)
89   (FIFO.rd_ptr < fifoif.FIFO_DEPTH) ;
90 endproperty
91
92 property count_threshold ;
93   @(posedge fifoif.clk)
94   disable iff (!fifoif.rst_n)
95   (FIFO.count <= fifoif.FIFO_DEPTH) ;
96 endproperty
97
```

```

97
98
99
100 wr_ack_assertion : assert property (wr_ack_p) ;
101 wr_ack_cover : cover property (wr_ack_p) ;
102
103 overflow_assertion : assert property (overflow_p) ;
104 overflow_cover : cover property (overflow_p) ;
105
106 underflow_assertion : assert property (underflow_p) ;
107 underflow_cover : cover property (underflow_p) ;
108
109 wr_ptr_wraparound_assertion : assert property (wr_ptr_wraparound) ;
110 wr_ptr_wraparound_cover : cover property (wr_ptr_wraparound) ;
111
112 rd_ptr_wraparound_assertion : assert property (rd_ptr_wraparound) ;
113 rd_ptr_wraparound_cover : cover property (rd_ptr_wraparound) ;
114
115 counter_wraparound_incr_assertion : assert property (counter_wraparound_incr) ;
116 counter_wraparound_incr_cover : cover property (counter_wraparound_incr) ;
117
118 counter_wraparound_decr_assertion : assert property (counter_wraparound_decr) ;
119 counter_wraparound_decr_cover : cover property (counter_wraparound_decr) ;
120
121 wr_ptr_thersholt_assertion : assert property (wr_ptr_thersholt) ;
122 wr_ptr_thersholt_cover : cover property (wr_ptr_thersholt) ;
123
124 rd_ptr_thersholt_assertion : assert property (rd_ptr_thersholt) ;
125 rd_ptr_thersholt_cover : cover property (rd_ptr_thersholt) ;
126
127 count_thersholt_assertion : assert property (count_thersholt) ;
128 count_thersholt_cover : cover property (count_thersholt) ;
129
130 endmodule

```

8) Top Module :



```

1 import fifo_test_pkg ::*;
2 import uvm_pkg ::*;
3 `include "uvm_macros.svh"
4 module top ;
5   bit clk ;
6
7   initial begin
8     clk = 0 ;
9     forever begin
10       #1 clk = ~clk ;
11     end
12   end
13
14   fifo_if fifoif (clk) ;
15   FIFO DUT (fifoif);
16
17 // Assertion binding :
18 bind FIFO fifo_sva ASSR (fifoif) ;
19
20 initial begin
21   uvm_config_db#(virtual fifo_if)::set(null , "uvm_test_top" , "FIFO_IF" , fifoif);
22   run_test("fifo_test") ;
23 end
24
25
26
27 endmodule

```

9) Interface :

```
1  interface fifo_if (clk);
2
3  parameter FIFO_WIDTH = 16;
4  parameter FIFO_DEPTH = 8;
5
6  input bit clk ;
7  bit  rst_n, wr_en, rd_en;
8  logic [FIFO_WIDTH-1:0] data_in;
9  logic [FIFO_WIDTH-1:0] data_out;
10 logic wr_ack, overflow;
11 logic full, empty, almostfull, almostempty, underflow;
12
13 modport DUT (input clk, rst_n, data_in, wr_en,
14                 output data_out, wr_ack, full, empty, almostempty, almostfull, overflow, underflow );
15 modport ASSR (input  clk, rst_n, data_in, wr_en, rd_en, data_out, wr_ack, full, empty, almostempty, almostfull, overflow, underflow );
16
17 endinterface
18
```

10) FIFO Test :

```
1  package fifo_test_pkg ;
2  import uvm_pkg ::* ;
3  `include "uvm_macros.svh"
4
5  import fifo_env_pkg ::* ;
6  import fifo_config_pkg::* ;
7  import fifo_sequence_pkg ::* ;
8
9  class fifo_test extends uvm_test ;
10  `uvm_component_utils(fifo_test)
11
12  fifo_env env ;
13  fifo_config_obj fifo_cfg ;
14  virtual fifo_if fifo_vif ;
15  fifo_reset_sequence reset_seq ;
16  fifo_main_sequence main_seq ;
17  fifo_read_only_sequence read_only_seq ;
18  fifo_write_only_sequence write_only_seq ;
19
20  function new (string name = "fifo_test" , uvm_component parent = null) ;
21      super.new(name , parent);
22  endfunction
23
24  function void build_phase (uvm_phase phase) ;
25      super.build_phase(phase);
26      env = fifo_env::type_id::create("env",this);
27      fifo_cfg = fifo_config_obj::type_id::create("fifo_cfg");
28
29      reset_seq = fifo_reset_sequence::type_id::create("reset_seq");
30      main_seq = fifo_main_sequence::type_id::create("main_seq");
31      read_only_seq = fifo_read_only_sequence::type_id::create("read_only_seq");
32      write_only_seq = fifo_write_only_sequence::type_id::create("write_only_seq");
33
```

```

34     if (!uvm_config_db#(virtual fifo_if)::get(this,"","FIFO_IF",fifo_cfg fifo_vif))
35         `uvm_fatal("build_phase","Test - Unable to get the virtual interface")
36
37     uvm_config_db#(fifo_config_obj)::set(this,"*","CFG",fifo_cfg);
38
39     endfunction
40
41     task run_phase (uvm_phase phase) ;
42         super.run_phase(phase);
43         phase.raise_objection(this);
44         `uvm_info("run_phase","Reset Asserted",UVM_LOW)
45         reset_seq.start(env.agt.sqr);
46         `uvm_info("run_phase","Reset Deasserted" , UVM_LOW)
47         `uvm_info("run_phase","Write only Sequence Started" , UVM_LOW)
48         write_only_seq.start(env.agt.sqr);
49         `uvm_info("run_phase","Write only Sequence Ended" , UVM_LOW)
50         `uvm_info("run_phase","Read only Sequence Started" , UVM_LOW)
51         read_only_seq.start(env.agt.sqr);
52         `uvm_info("run_phase","Read only Sequence Ended" , UVM_LOW)
53         `uvm_info("run_phase","Main Sequence Started" , UVM_LOW)
54         main_seq.start(env.agt.sqr);
55         `uvm_info("run_phase","Main Sequence Ended" , UVM_LOW)
56         phase.drop_objection(this);
57
58     endtask
59
60 endclass
61
62 endpackage

```

11) FIFO Sequences :



```

1  package fifo_sequence_pkg ;
2  import uvm_pkg ::::*;
3  `include "uvm_macros.svh"
4
5  import fifo_seq_item_pkg ::::*;
6
7  class fifo_reset_sequence extends uvm_sequence#(fifo_seq_item) ;
8  `uvm_object_utils(fifo_reset_sequence)
9    fifo_seq_item seq_item ;
10
11   function new (string name ="fifo_reset_sequence");
12     super.new(name);
13   endfunction
14
15   task body ;
16     seq_item = fifo_seq_item::type_id::create("seq_item");
17     start_item(seq_item);
18     seq_item.rst_n = 0 ;
19     seq_item.wr_en = 0 ;
20     seq_item.rd_en = 0 ;
21     seq_item.data_in = 0 ;
22     finish_item(seq_item);
23   endtask
24
25 endclass //fifo_reset_sequence
26

```

```

27 class fifo_write_only_sequence extends uvm_sequence#(fifo_seq_item) ,
28 `uvm_object_utils(fifo_write_only_sequence)
29
30     fifo_seq_item seq_item ;
31
32     function new (string name ="fifo_write_only_sequence");
33         super.new(name);
34     endfunction
35
36     task body ;
37         seq_item = fifo_seq_item::type_id::create("seq_item");
38         repeat (100) begin
39             start_item(seq_item);
40             seq_item.wr_en = 1 ;
41             seq_item.rd_en = 0 ;
42             seq_item.rst_n = 1 ;
43             seq_item.rst_n.rand_mode(0);
44             seq_item.wr_en.rand_mode(0);
45             seq_item.rd_en.rand_mode(0);
46             assert(seq_item.randomize())
47             finish_item(seq_item);
48         end
49     endtask
50
51 endclass //fifo_write_only_sequence
52
53 class fifo_read_only_sequence extends uvm_sequence#(fifo_seq_item) ;
54 `uvm_object_utils(fifo_read_only_sequence)
55     fifo_seq_item seq_item ;
56
57     function new (string name ="fifo_read_only_sequence");
58         super.new(name);
59     endfunction
60
61     task body ;
62         seq_item = fifo_seq_item::type_id::create("seq_item");
63         repeat (100) begin
64             start_item(seq_item);
65             seq_item.wr_en = 0 ;
66             seq_item.rd_en = 1 ;
67             seq_item.rst_n = 1 ;
68             assert(seq_item.randomize(data_in))
69             finish_item(seq_item);
70         end
71     endtask
72
73 endclass //fifo_read_only_sequence
74
75 class fifo_main_sequence extends uvm_sequence#(fifo_seq_item) ;
76 `uvm_object_utils(fifo_main_sequence)
77     fifo_seq_item seq_item ;
78
79     function new (string name ="fifo_main_sequence");
80         super.new(name);
81     endfunction
82
83     task body ;
84         seq_item = fifo_seq_item::type_id::create("seq_item");
85         repeat (1000) begin
86             start_item(seq_item);
87             assert(seq_item.randomize())
88             finish_item(seq_item);
89         end
90     endtask
91
92 endclass //fifo_main_sequence
93
94 endpackage

```

12) FIFO Seq_item :

```
● ● ●
1 package fifo_seq_item_pkg ;
2 import uvm_pkg ::::*;
3 `include "uvm_macros.svh"
4
5 class fifo_seq_item extends uvm_sequence_item ;
6 `uvm_object_utils(fifo_seq_item)
7
8 rand bit rst_n, wr_en, rd_en;
9 rand logic [15:0] data_in;
10
11 logic [15:0] data_out;
12 bit wr_ack, overflow;
13 bit full, empty, almostfull, almostempty, underflow;
14
15 int RD_EN_ON_DIST = 70 ;
16 int WR_EN_ON_DIST = 70;
17
18 function new (string name = "fifo_seq_item");
19     super.new(name) ;
20 endfunction
21
22 function string convert2string();
23     return $sformatf("%s rst_n =%b%0b , wr_en =%b%0b ,
24 rd_en =%b%0b ,data_in = %b%0b,
25 wr_ack =%b%0b , overflow =%b%0b , underflow =%b%0b ,
26 full =%b%0b , empty =%b%0b , almostfull =%b%0b ,
27 almostempty =%b%0b , data_out = %h%0h "
28 ,super.convert2string(),
29 rst_n,wr_en,rd_en,data_in,wr_ack,overflow,underflow,
30 full,empty,almostfull,almostempty,
31 data_out);
32 endfunction
33
34 function string convert2string_stimulus();
35     return $sformatf(" rst_n =%b%0b , wr_en =%b%0b ,
36 rd_en =%b%0b ,data_in = %b%0b "
37 ,rst_n,wr_en,rd_en,data_in);
38 endfunction
39
40 // Constrain blocks :
41 constraint rst_n_c { rst_n dist {0:/10 , 1:/90};}
42 constraint wr_en_c { wr_en dist {0:/(100-WR_EN_ON_DIST)
43 , 1:/WR_EN_ON_DIST};}
44 constraint rd_en_c { rd_en dist {0:/(100-RD_EN_ON_DIST)
45 , 1:/RD_EN_ON_DIST};}
46 constraint data_in_c {
47     data_in dist {
48         {16{1'b0}}           := 10, // All zeros
49         {16{1'b1}}           := 10, // All ones
50         {8{2'b10}}          := 10, // Alternating 1/0
51         {8{2'b01}}          := 10, // Alternating 0/1
52         1                   := 5, // LSB only
53         1 << (15)           := 5, // MSB only
54         [16'h0002:16'hFFFE] := 50 // Rest of the values
55     };
56 }
57
58 endclass
59 endpackage
```

13) FIFO Sequencer :

```
● ● ●
1 package fifo_sequencer_pkg ;
2 import uvm_pkg ::*;
3 `include "uvm_macros.svh"
4
5 import fifo_seq_item_pkg ::*;
6
7 class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
8 `uvm_component_utils(fifo_sequencer)
9
10 function new (string name = "fifo_sequencer" , uvm_component parent = null);
11 super.new(name,parent) ;
12 endfunction
13
14 endclass
15 endpackage
```

14) FIFO Environment :

```
● ● ●
1 package fifo_env_pkg ;
2 import uvm_pkg ::*;
3 `include "uvm_macros.svh"
4
5 import fifo_coverage_collector_pkg ::*;
6 import fifo_agent_pkg ::*;
7 import fifo_scoreboard_pkg ::*;
8
9
10 class fifo_env extends uvm_env ;
11   `uvm_component_utils(fifo_env)
12
13   fifo_scoreboard sb ;
14   fifo_coverage cov ;
15   fifo_agent agt ;
16
17   function new(string name = "fifo_env" , uvm_component parent = null);
18     super.new(name , parent);
19   endfunction
20
21   function void build_phase (uvm_phase phase);
22     super.build_phase(phase);
23     agt = fifo_agent::type_id::create("agt",this);
24     sb = fifo_scoreboard::type_id::create("sb",this);
25     cov = fifo_coverage::type_id::create("cov",this);
26   endfunction
27
28   function void connect_phase (uvm_phase phase);
29     agt.agt_ap.connect(sb.sb_export);
30     agt.agt_ap.connect(cov.cov_export);
31   endfunction
32
33 endclass
34 endpackage
```

15) FIFO Configuration Object :

```
1 package fifo_config_pkg ;
2 import uvm_pkg ::::*;
3 `include "uvm_macros.svh"
4
5 class fifo_config_obj extends uvm_object ;
6   `uvm_object_utils(fifo_config_obj)
7
8   virtual fifo_if fifo_vif ;
9   function new(string name = "fifo_config_obj");
10    super.new(name);
11   endfunction
12
13 endclass
14 endpackage
```

16) FIFO Scoreboard :

```
1 package fifo_scoreboard_pkg ;
2 import uvm_pkg ::::*;
3 `include "uvm_macros.svh"
4
5 import fifo_seq_item_pkg ::::*;
6 import fifo_config_pkg ::::*;
7
8 class fifo_scoreboard extends uvm_scoreboard ;
9   `uvm_component_utils(fifo_scoreboard)
10  uvm_analysis_export#(fifo_seq_item)sb_export;
11  uvm_tlm_analysis_fifo#(fifo_seq_item)sb_fifo;
12  fifo_seq_item seq_item_sb ;
13  logic [15:0] data_out_ref ;
14  logic [15:0] Queue [$] ;
15  logic [4:0] count ;
16
17  int error_counter = 0 ;
18  int correct_counter = 0 ;
19
20  function new (string name = "fifo_scoreboard" ,uvm_component parent = null) ;
21    super.new(name,parent);
22  endfunction
23
24  function void build_phase (uvm_phase phase);
25    super.build_phase(phase);
26    sb_export = new("sb_export",this);
27    sb_fifo = new("sb_fifo",this);
28  endfunction
29
```

```

24     function void build_phase (uvm_phase phase);
25         super.build_phase(phase);
26         sb_export = new("sb_export",this);
27         sb_fifo = new("sb_fifo",this);
28     endfunction
29
30
31     function void connect_phase (uvm_phase phase);
32         super.connect_phase(phase);
33         sb_export.connect(sb_fifo.analysis_export);
34     endfunction
35
36
37     task run_phase (uvm_phase phase);
38         super.run_phase(phase);
39         forever begin
40             sb_fifo.get(seq_item_sb);
41             Reference_model(seq_item_sb);
42             #1;
43             if((seq_item_sb.data_out !== data_out_ref) ) begin
44                 `uvm_error("run_phase",$sformatf("Comparison Failed , Transaction received by DUT : %s
45                 while the reference data_out : 0h%0h",seq_item_sb.convert2string(),data_out_ref))
46                 error_counter ++ ;
47             end
48             else begin
49                 `uvm_info("run_phase",$sformatf("Correct FIFO out : %s ",seq_item_sb.convert2string() ),UVM_HIGH)
50                 correct_counter ++ ;
51             end
52         end
53     endtask
54
55     task Reference_model (fifo_seq_item seq_item_chk);
56         // Reset logic
57         if (!seq_item_chk.rst_n) begin
58             Queue <= {};
59             count <= 0;
60         end
61         else begin
62             // Write operation if not full
63             if (seq_item_chk.wr_en && count < 8) begin
64                 Queue.push_back(seq_item_chk.data_in);
65                 count <= Queue.size();
66             end
67
68             // Read operation if not empty
69             if (seq_item_chk.rd_en && count != 0) begin
70                 data_out_ref <= Queue.pop_front();
71                 count <= Queue.size();
72             end
73
74         end
75
76     endtask
77
78     function void report_phase (uvm_phase phase);
79         super.report_phase(phase);
80         `uvm_info("report_phase",$sformatf("total successful transactions =
81         ",correct_counter,UVM_MEDIUM));
82         `uvm_info("report_phase",$sformatf("total failed transactions =
83         ",error_counter),UVM_MEDIUM)
84     endclass
85 endpackage

```

17) FIFO Coverage Collector :

```
1 package fifo_coverage_collector_pkg ;
2 import uvm_pkg ::::*;
3 `include "uvm_macros.svh"
4
5 import fifo_seq_item_pkg ::::*;
6
7 class fifo_coverage extends uvm_component ;
8 `uvm_component_utils(fifo_coverage)
9 uvm_analysis_export #(fifo_seq_item) cov_export ;
10 uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo ;
11 fifo_seq_item seq_item_cov ;
12
13 covergroup cvr_gp ;
14
15 wr_en_cp: coverpoint seq_item_cov.wr_en ;
16 rd_en_cp: coverpoint seq_item_cov.rd_en ;
17 full_cp: coverpoint seq_item_cov.full ;
18 almostfull_cp: coverpoint seq_item_cov.almostfull ;
19 empty_cp: coverpoint seq_item_cov.empty ;
20 almostempty_cp: coverpoint seq_item_cov.almostempty ;
21 overflow_cp: coverpoint seq_item_cov.overflow ;
22 underflow_cp: coverpoint seq_item_cov.underflow ;
23 wr_ack_cp: coverpoint seq_item_cov.wr_ack ;
24
25 cross_wr_rd_full:      cross wr_en_cp, rd_en_cp, full_cp;
26 cross_wr_rd_almostfull: cross wr_en_cp, rd_en_cp, almostfull_cp;
27 cross_wr_rd_empty:      cross wr_en_cp, rd_en_cp, empty_cp;
28 cross_wr_rd_almostempty: cross wr_en_cp, rd_en_cp, almostempty_cp;
29 cross_wr_rd_overflow:   cross wr_en_cp, rd_en_cp, overflow_cp{
30   ignore_bins wr0_rd0_overflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(overflow_cp)intersect{1};
31   ignore_bins wr0_rd1_overflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{1} && binsof(overflow_cp)intersect{1};
32 }
33 cross_wr_rd_underflow:   cross wr_en_cp, rd_en_cp, underflow_cp{
34   ignore_bins wr0_rd0_underflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(underflow_cp)intersect{1};
35   ignore_bins wr1_rd0_underflow1 = binsof(wr_en_cp)intersect{1} && binsof(rd_en_cp)intersect{0} && binsof(underflow_cp)intersect{1};
36 }
37
38 /*cross_wr_rd_wr_ack:      cross wr_en_cp, rd_en_cp, wr_ack_cp{
39   ignore_bins wr0_rd1_ack_1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{1} && binsof(wr_ack_cp)intersect{1};
40   ignore_bins wr0_rd0_ack_1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(wr_ack_cp)intersect{1};
41 }*/
42
43 endgroup
44
45 function new (string name = "fifo_coverage" , uvm_component parent = null);
46 super.new(name,parent);
47 cvr_gp = new();
48 endfunction
49
50 function void build_phase (uvm_phase phase);
51 super.build_phase(phase);
52 cov_export=new("cov_export",this);
53 cov_fifo = new("cov_fifo",this) ;
54 endfunction
55
56 function void connect_phase (uvm_phase phase);
57 super.connect_phase(phase);
58 cov_export.connect(cov_fifo.analysis_export);
59 endfunction
60
61 task run_phase (uvm_phase phase);
62 super.run_phase(phase);
63 forever begin
64   cov_fifo.get(seq_item_cov);
65   cvr_gp.sample();
66 end
67 endtask
68
69 endclass
70
71 endpackage
```

18) FIFO Agent :



```
1  package fifo_agent_pkg ;
2  import uvm_pkg ::*;
3  `include "uvm_macros.svh"
4
5  import fifo_config_pkg::*;
6  import fifo_sequencer_pkg::*;
7  import fifo_monitor_pkg::*;
8  import fifo_driver_pkg::*;
9  import fifo_seq_item_pkg::*;
10
11 class fifo_agent extends uvm_agent ;
12 `uvm_component_utils(fifo_agent)
13 fifo_sequencer sqr ;
14 fifo_driver drv ;
15 fifo_monitor mon ;
16 fifo_config_obj fifo_cfg ;
17 uvm_analysis_port #(fifo_seq_item) agt_ap;
18
19 function new (string name = "fifo_agent",uvm_component parent = null) ;
20     super.new(name,parent);
21 endfunction
22
23 function void build_phase (uvm_phase phase);
24     super.build_phase(phase);
25     if(!uvm_config_db#(fifo_config_obj)::get(this,"","CFG",fifo_cfg))begin
26         `uvm_fatal("build_phase","Unable to get configuration object")
27     end
28     sqr = fifo_sequencer::type_id::create("sqr",this);
29     drv = fifo_driver::type_id::create("drv",this);
30     mon = fifo_monitor::type_id::create("mon",this);
31     agt_ap = new("agt_ap",this);
32 endfunction
33
34 function void connect_phase(uvm_phase phase);
35     drv fifo_vif = fifo_cfg fifo_vif ;
36     mon fifo_vif = fifo_cfg fifo_vif ;
37     drv.seq_item_port.connect(sqr.seq_item_export);
38     mon.mon_ap.connect(agt_ap);
39 endfunction
40
41 endclass
42 endpackage
```

19) FIFO Monitor :

```
1 package fifo_monitor_pkg ;
2 import uvm_pkg ::* ;
3 `include "uvm_macros.svh"
4
5 import fifo_seq_item_pkg ::*;
6
7 class fifo_monitor extends uvm_monitor ;
8 `uvm_component_utils(fifo_monitor)
9 virtual fifo_if fifo_vif ;
10 fifo_seq_item rsp_seq_item ;
11 uvm_analysis_port#(fifo_seq_item) mon_ap ;
12
13 function new(string name = "fifo_monitor" , uvm_component parent = null);
14     super.new(name,parent);
15 endfunction
16
17 function void build_phase (uvm_phase phase);
18     super.build_phase(phase);
19     mon_ap = new("mon_ap",this);
20 endfunction
21
22 task run_phase(uvm_phase phase);
23 super.run_phase(phase);
24 forever begin
25     rsp_seq_item = fifo_seq_item::type_id::create("rsp_seq_item");
26     @(negedge fifo_vif.clk);
27     rsp_seq_item.rst_n = fifo_vif.rst_n ;
28     rsp_seq_item.wr_en = fifo_vif.wr_en ;
29     rsp_seq_item.wr_ack = fifo_vif.wr_ack ;
30     rsp_seq_item.rd_en = fifo_vif.rd_en ;
31     rsp_seq_item.data_in = fifo_vif.data_in ;
32     rsp_seq_item.overflow = fifo_vif.overflow ;
33     rsp_seq_item.underflow = fifo_vif.underflow ;
34     rsp_seq_item.full = fifo_vif.full ;
35     rsp_seq_item.empty = fifo_vif.empty ;
36     rsp_seq_item.almostfull = fifo_vif.almostfull ;
37     rsp_seq_item.almostempty = fifo_vif.almostempty ;
38     rsp_seq_item.data_out = fifo_vif.data_out ;
39     mon_ap.write(rsp_seq_item);
40     `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH);
41 end
42 endtask
43 endclass
44 endpackage
```

20) FIFO Driver :

```
1  package fifo_driver_pkg ;
2  import uvm_pkg ::*;
3  `include "uvm_macros.svh"
4
5  import fifo_config_pkg ::* ;
6  import fifo_seq_item_pkg ::*;
7
8  class fifo_driver extends uvm_driver#(fifo_seq_item) ;
9    `uvm_component_utils(fifo_driver)
10
11   virtual fifo_if fifo_vif ;
12   fifo_seq_item stim_seq_item ;
13
14   function new (string name = "fifo_driver" , uvm_component parent = null);
15     super.new(name , parent);
16   endfunction
17
18
19
20   task run_phase (uvm_phase phase) ;
21     super.run_phase(phase);
22     forever begin
23       stim_seq_item = fifo_seq_item::type_id::create("stim_seq_item");
24       seq_item_port.get_next_item(stim_seq_item);
25
26       fifo_vif.rst_n      = stim_seq_item.rst_n;
27       fifo_vif.wr_en      = stim_seq_item.wr_en;
28       fifo_vif.rd_en      = stim_seq_item.rd_en;
29       fifo_vif.data_in    = stim_seq_item.data_in;
30       @(negedge fifo_vif.clk);
31
32
33       seq_item_port.item_done();
34       `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(),UVM_HIGH)
35     end
36
37   endtask
38
39 endclass
40 endpackage
```

21) do file :

```
1  vlib work
2  vlog -f src_files.list
3  vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all +vcs+dumpvars
4  add wave /top/fifoif/*
5  run -all
```

22) Src_files :


```
1  FIFO.sv
2  fifo_sva.sv
3  fifo_seq_item_pkg.sv
4  fifo_sequence_pkg.sv
5  fifo_coverage_collector_pkg.sv
6  fifo_sequencer_pkg.sv
7  fifo_driver_pkg.sv
8  fifo_monitor_pkg.sv
9  fifo_agent_pkg.sv
10 fifo_scoreboard_pkg.sv
11 fifo_env_pkg.sv
12 fifo_config_pkg.sv
13 fifo_test_pkg.sv
14 fifo_if.sv
15 top.sv
```

23) Questasim Transcript Snippet :


```
# UVM_INFO fifo_test_pkg.sv(46) @ 2: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO fifo_test_pkg.sv(47) @ 2: uvm_test_top [run_phase] Write only Sequence Started
# UVM_INFO fifo_test_pkg.sv(49) @ 202: uvm_test_top [run_phase] Write only Sequence Ended
# UVM_INFO fifo_test_pkg.sv(50) @ 202: uvm_test_top [run_phase] Read only Sequence Started
# UVM_INFO fifo_test_pkg.sv(52) @ 402: uvm_test_top [run_phase] Read only Sequence Ended
# UVM_INFO fifo_test_pkg.sv(53) @ 402: uvm_test_top [run_phase] Main Sequence Started
# UVM_INFO fifo_test_pkg.sv(55) @ 2402: uvm_test_top [run_phase] Main Sequence Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objective.svh(1267) @ 2402: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO fifo_scoreboard_pkg.sv(80) @ 2402: uvm_test_top.env.sv [report_phase] total successful transactions = 1200
# UVM_INFO fifo_scoreboard_pkg.sv(81) @ 2402: uvm_test_top.env.sv [report_phase] total failed transactions = 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 14
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 8
# ** Note: $finish : C:/Users/MO_Emad/Desktop/Digital design diploma V14/Mentor_Graphics_QuestaSim_2021.1x64/Questa/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 2402 ns Iteration: 61 Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/Users/MO_Emad/Desktop/Digital design diploma V14/Mentor_Graphics_QuestaSim_2021.1x64/Questa/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```

24) Waveform Snippets :


i) Reset Sequence :




ii) Write only Sequence :



iii) Read only Sequence :



iv) Main Sequence :



25) Code Coverage :

- **Statement Coverage :**

Statement Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
-----	----	----	-----	-----	-----
Statements	32	32	0	100.00%	
=====Statement Details=====					
Statement Coverage for Design Unit work.FIFO --					
Line	Item	Count	Source		
---	---	-----	-----		
File FIFO.sv					
17	1	4183			
19	1	573			
21	1	573			
23	1	573			
28	1	1863			
29	1	1863			
30	1	1863			
33	1	1747			
35	1	625			
37	1	1122			
43	1	4183			
45	1	573			
47	1	573			
50	1	992			
51	1	992			
56	1	132			
58	1	2486			
62	1	2885			
64	1	374			
68	1	1194			
70	1	277			
73	1	111			
76	1	65			
81	1	1817			
82	1	1817			
84	1	1817			
85	1	1817			
89	1	3260			
95	1	2180			
101	1	2180			
107	1	2180			
113	1	2180			

- Branch Coverage :

```
=====
--- Design Unit: work.FIFO
=====

Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----      -----      -----      -----
  Branches          35       35        0  100.00%


=====Branch Details=====

Branch Coverage for Design Unit work.FIFO

  Line      Item      Count      Source
  -----      -----
File FIFO.sv
  -----IF Branch-----
  18          4183  Count coming in to IF
  18          573
  27          1863
  32          1747

Branch totals: 3 hits of 3 branches = 100.00%

  -----IF Branch-----
  34          1747  Count coming in to IF
  34          625
  36          1122

Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  44          4183  Count coming in to IF
  44          573
  49          992
  54          2618

Branch totals: 3 hits of 3 branches = 100.00%

  -----IF Branch-----
  55          2618  Count coming in to IF
  55          132
  57          2486

Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  63          2885  Count coming in to IF
  63          374
  66          2511

Branch totals: 2 hits of 2 branches = 100.00%
```

Branch totals: 5 hits of 5 branches = 100.00%

-----IF Branch-----

81		1816	Count coming in to IF
81	1	196	
81	2	1620	

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

82		1816	Count coming in to IF
82	1	199	
82	2	1617	

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

84		1816	Count coming in to IF
84	1	282	
84	2	1534	

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

85		1816	Count coming in to IF
85	1	228	
85	2	1588	

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

90		3260	Count coming in to IF
90	1	359	
		2901	All False Count

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

96		2180	Count coming in to IF
96	1	196	
		1984	All False Count

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

102		2180	Count coming in to IF
102	1	282	
		1898	All False Count

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

108		2180	Count coming in to IF
108	1	212	
		1968	All False Count

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

114		2180	Count coming in to IF
-----	--	------	-----------------------

114

1

2180

Count coming in to IF

114

228

All False Count

Branch totals: 2 hits of 2 branches = 100.00%

- Toggle Coverage :

```
Toggle Coverage      =      100.00% (20 of 20 bins)
```

```
=====
```

```
--- Design Unit: work.fifo_if
```

```
=====
```

```
Toggle Coverage:
```

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	86	86	0	100.00%

```
=====Toggle Details=====
```

```
Toggle Coverage for Design Unit work.fifo_if
```

Node	1H->0L	0L->1H	"Coverage"
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
data_in[0-15]	1	1	100.00
data_out[0-15]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00

```
Total Node Count      =      43
```

```
Toggled Node Count    =      43
```

```
Untoggled Node Count  =      0
```

```
Toggle Coverage      =      100.00% (86 of 86 bins)
```

26) Assertions Coverage :

Cover Directives

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Compl %	Compl graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
top/DUT/RST_check/rst_cover	SVA	✓	Off	404	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/full_check/full_cover	SVA	✓	Off	181	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/Almostfull_check/almostfull_cover	SVA	✓	Off	259	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/Empty_check/empty_cover	SVA	✓	Off	424	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/Almostempty_check/almostempty_cover	SVA	✓	Off	228	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/wr_ack_cover	SVA	✓	Off	1816	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/overflow_cover	SVA	✓	Off	597	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/underflow_cover	SVA	✓	Off	114	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/wr_ptr.WRAPAROUND_COVER	SVA	✓	Off	1816	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/rd_ptr.WRAPAROUND_COVER	SVA	✓	Off	890	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/counter.WRAPAROUND_INCR_COVER	SVA	✓	Off	1246	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/counter.WRAPAROUND_DEC_COVER	SVA	✓	Off	320	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/wr_ptr_threshold_cover	SVA	✓	Off	3584	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/rd_ptr_threshold_cover	SVA	✓	Off	3584	1	Unli...	1	100%		✓	0	0	0 ns	0	
top/DUT/count_threshold_cover	SVA	✓	Off	3584	1	Unli...	1	100%		✓	0	0	0 ns	0	

Assertions

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
top/DUT/wr_ack_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.full))=>fifoif.wr...)	✓
top/DUT/overflow_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.full))=>fifoif.overflow))	✓
top/DUT/underflow_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.full))=>fifoif.underflow))	✓
top/DUT/wr_ptr.WRAPAROUND_ASSERTION	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.empty))=>(wr_ptr...))	✓
top/DUT/counter.WRAPAROUND_INCR_ASSERTION	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.full))=>(rd_ptr...))	✓
top/DUT/counter.WRAPAROUND_DEC_ASSERTION	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.empty))=>(wr_ptr...))	✓
top/DUT/wr_ptr_threshold_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.empty))=>(wr_ptr...))	✓
top/DUT/rd_ptr_threshold_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.full))=>(rd_ptr...))	✓
top/DUT/count_threshold_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@posedge fifoif.clk disable iff (~fifoif.wr_en) (((fifoif.wr_en&&~fifoif.full))=>(rd_ptr...))	✓
top/DUT/RST_check/rst_assertion	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert((count&1wr_ptr&rd_ptr&~fifoif.wr_ack==0))	✓
top/DUT/full_check/full_assertion	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert((fifoif.full))	✓
top/DUT/Almostfull_check/almostfull_assertion	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert((fifoif.almostfull))	✓
top/DUT/Empty_check/empty_assertion	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert((fifoif.empty))	✓
top/DUT/Almostempty_check/almostempty_assertion	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert((fifoif.almostempty))	✓
top/TEST#(ublk#(21792910#11)immed_12	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert(test.bn.randomize())	✓
top/MON#(ublk#(1199234#12)immed_14	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert(FIFO_mon.bn.randomize())	✓

Wave - Default

Msg

Now 2402 ns

Cursor 1 0 ns