

SV Project - Synchronous FIFO

1) Detected Bugs :

- **wr_ack** should be Low when reset is asserted .
- **overflow** should be Low when reset is asserted .
- **underflow** should be Low when reset is asserted .
- **underflow** output should be Sequential .
- Uncovered case when both **wr_en** and **rd_en** are high and FIFO is full , Reading process happens .
- Uncovered case when both **wr_en** and **rd_en** are high and FIFO is empty , Writing process happens .
- **almostfull** is high when there are two spots empty , while it should be high when only one spot is empty .

2) Verification Plan :

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted the FIFO outputs (data_out & other flags) should be low .	Directed at the start of the simulation ,then randomized with constraint that drive reset to be off most of the time .	-	Immediate assertion to check for the async reset functionality
FIFO_2	When the wr_en is asserted, the FIFO is not Full , Writing Operation takes place with data_in input , wr_ack should be activated .	Randomization under constraints on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and wr_ack .	Concurrent assertion to check the wr_ack Functionality .
FIFO_3	When the FIFO is full , the full flag should be activated .	Randomization under constraints on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and full .	Immediate assertion to check for the full Flag functionality
FIFO_4	When the FIFO is empty , the empty flag should be activated .	Randomization under constraints on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and empty .	Immediate assertion to check for the empty Flag functionality
FIFO_5	When the FIFO has only 1 space left , the almostfull flag should be activated .	Randomization under constraints on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and almostfull .	Immediate assertion to check for the almostfull Flag functionality
FIFO_6	When the FIFO has only 1 space occupied , the almostempty flag should be activated .	Randomization under constraints on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and almostempty .	Immediate assertion to check for the almostempty Flag functionality
FIFO_7	When the FIFO is empty and the rd_en signal is high , underflow signal should be activated	Randomization under constraints on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and underflow .	Immediate assertion to check for the underflow Flag functionality
FIFO_8	When the FIFO is full and the wr_en signal is high , overflow signal should be activated	Randomization under constraints on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage between wr_en with rd_en and overflow .	Immediate assertion to check for the overflow Flag functionality
FIFO_9	When the FIFO is not empty & rd_en signal is high the data_out should take the value of the FIFO element with the rd_ptr address and the rd_ptr is incremented .	Randomization under constraints on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	-	Concurrent assertion to check the rd_ptr_wraparound & rd_ptr_threshold , Also a Reference model is made to check data_out Functionality .

3) Design (RTL) Code [with assertions added in the same file]:

```
1 ///////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
7 ///////////////////////////////////////////////////////////////////
8 module FIFO(fifo_if.DUT fifoif);
9
10 localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
11
12 reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
18     if (!fifoif.rst_n) begin
19         wr_ptr <= 0;
20         // BUG DETECTED : wr_ack should be Low when reset is asserted .
21         fifoif.wr_ack <= 0 ;
22         // BUG DETECTED : overflow should be Low when reset is asserted .
23         fifoif.overflow <= 0 ;
24     end
25     // Writing Block
26     else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin
27         mem[wr_ptr] <= fifoif.data_in;
28         fifoif.wr_ack <= 1;
29         wr_ptr <= wr_ptr + 1;
30     end
31     else begin
32         fifoif.wr_ack <= 0;
33         if (fifoif.full & fifoif.wr_en)
34             fifoif.overflow <= 1;
35         else
36             fifoif.overflow <= 0;
37     end
38 end
39
40 // Reading Block
41
42 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
43     if (!fifoif.rst_n) begin
44         rd_ptr <= 0;
45         // BUG DETECTED : Underflow should be Low when reset is asserted .
46         fifoif.underflow <= 0 ;
47     end
48     else if (fifoif.rd_en && count != 0 ) begin
49         fifoif.data_out <= mem[rd_ptr];
50         rd_ptr <= rd_ptr + 1;
51     end
52     // BUG DETECTED : Underflow output should be Sequential .
53     else begin
54         if (fifoif.empty & fifoif.rd_en)
55             fifoif.underflow <= 1;
56         else
57             fifoif.underflow <= 0;
58     end
59 end
60
61 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
62     if (!fifoif.rst_n) begin
63         count <= 0;
64     end
65     else begin
66         if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
67             count <= count + 1;
68         else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
69             count <= count - 1;
70         // BUG DETECTED : Uncovered case when both wr_en and rd_en are high and FIFO if full , Reading process happens .
71         else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
72             count <= count - 1;
73         //BUG DETECTED : Uncovered case when both wr_en and rd_en are high and FIFO if empty , Writing process happens .
74         else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
75             count <= count + 1;
76     end
77 end
78
79 end
```

```

80
81 assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
82 assign fifoif.empty = (count == 0)? 1 : 0;
83 //BUG DETECTED : almostfull is high when there is two spots empty , while it should be only one .
84 assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0;
85 assign fifoif.almostempty = (count == 1)? 1 : 0;
86 `ifdef SIM
87 //Assertions
88
89 always_comb begin : RST_check
90     if(!fifoif.rst_n)
91         rst_assertion : assert final ((!count)&&(!wr_ptr)&&(!rd_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
92         rst_cover : cover final ((!count)&&(!wr_ptr)&&(!rd_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
93     end
94
95 always_comb begin : Full_check
96     if((fifoif.rst_n)&&(count == fifoif.FIFO_DEPTH))
97         full_assertion : assert final (fifoif.full);
98         full_cover : cover final (fifoif.full);
99     end
100
101 always_comb begin : Almostfull_check
102     if((fifoif.rst_n)&&(count == (fifoif.FIFO_DEPTH-1)))
103         almostfull_assertion : assert final (fifoif.almostfull);
104         almostfull_cover : cover final (fifoif.almostfull);
105     end
106
107 always_comb begin : Empty_check
108     if((fifoif.rst_n)&&(count == 0))
109         empty_assertion : assert final (fifoif.empty);
110         empty_cover : cover final (fifoif.empty);
111     end
112
113 always_comb begin : Almostempty_check
114     if((fifoif.rst_n)&&(count == 1))
115         almostempty_assertion : assert final (fifoif.almostempty);
116         almostempty_cover : cover final (fifoif.almostempty);
117     end
118
119
120 property wr_ack_p ;
121     @(posedge fifoif.clk)
122     disable iff (!fifoif.rst_n)
123     (fifoif.wr_en && !fifoif.full) |> (fifoif.wr_ack) ;
124 endproperty
125
126 property overflow_p ;
127     @(posedge fifoif.clk)
128     disable iff (!fifoif.rst_n)
129     (fifoif.wr_en && fifoif.full) |> (fifoif.overflow) ;
130 endproperty
131
132 property underflow_p ;
133     @(posedge fifoif.clk)
134     disable iff (!fifoif.rst_n)
135     (fifoif.rd_en && fifoif.empty) |> (fifoif.underflow) ;
136 endproperty
137
138 property wr_ptr_wraparound;
139     @(posedge fifoif.clk)
140     disable iff (!fifoif.rst_n)
141     (fifoif.wr_en && !fifoif.full) |> ((wr_ptr == ($past(wr_ptr) + 1)) || ((wr_ptr==0)&&($past(wr_ptr)+1 == 8)));
142 endproperty
143
144 property rd_ptr_wraparound;
145     @(posedge fifoif.clk)
146     disable iff (!fifoif.rst_n)
147     (fifoif.rd_en && !fifoif.empty ) |> ((rd_ptr == ( $past(rd_ptr)+1 )) || ((rd_ptr==0)&&($past(rd_ptr)+1 == 8)));
148 endproperty
149
150 property counter_wraparound_incr;
151     @(posedge fifoif.clk)
152     disable iff (!fifoif.rst_n)
153     ( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) || ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
154     |> (count == $past(count)+1);
155 endproperty
156
157 property counter_wraparound_decr;
158     @(posedge fifoif.clk)
159     disable iff (!fifoif.rst_n)
160     ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty) || ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
161     |> (count == $past(count)-1);
162 endproperty
163
164

```

```

163
164 property wr_ptr_threshold ;
165     @(posedge fifoif.clk)
166     disable iff (!fifoif.rst_n)
167     (wr_ptr < fifoif.FIFO_DEPTH) ;
168 endproperty
169
170 property rd_ptr_threshold ;
171     @(posedge fifoif.clk)
172     disable iff (!fifoif.rst_n)
173     (rd_ptr < fifoif.FIFO_DEPTH) ;
174 endproperty
175
176 property count_threshold ;
177     @(posedge fifoif.clk)
178     disable iff (!fifoif.rst_n)
179     (count <= fifoif.FIFO_DEPTH) ;
180 endproperty
181
182
183
184 wr_ack_assertion : assert property (wr_ack_p) ;
185 wr_ack_cover : cover property (wr_ack_p) ;
186
187 overflow_assertion : assert property (overflow_p) ;
188 overflow_cover : cover property (overflow_p) ;
189
190 underflow_assertion : assert property (underflow_p) ;
191 underflow_cover : cover property (underflow_p) ;
192
193 wr_ptr_wraparound_assertion : assert property (wr_ptr_wraparound);
194 wr_ptr_wraparound_cover : cover property (wr_ptr_wraparound);
195
196 rd_ptr_wraparound_assertion : assert property (rd_ptr_wraparound);
197 rd_ptr_wraparound_cover : cover property (rd_ptr_wraparound);
198
199 counter_wraparound_incr_assertion : assert property (counter_wraparound_incr);
200 counter_wraparound_incr_cover : cover property (counter_wraparound_incr);
201
202 counter_wraparound_decr_assertion : assert property (counter_wraparound_decr);
203 counter_wraparound_decr_cover : cover property (counter_wraparound_decr);
204
205 wr_ptr_threshold_assertion : assert property (wr_ptr_threshold);
206 wr_ptr_threshold_cover : cover property (wr_ptr_threshold);
207
208 rd_ptr_threshold_assertion : assert property (rd_ptr_threshold);
209 rd_ptr_threshold_cover : cover property (rd_ptr_threshold);
210
211 count_threshold_assertion : assert property (count_threshold);
212 count_threshold_cover : cover property (count_threshold);
213
214 `endif
215
216 endmodule

```


4) Interface Code :

```
1 interface fifo_if (clk);
2
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5
6     input bit clk ;
7     bit rst_n, wr_en, rd_en;
8     logic [FIFO_WIDTH-1:0] data_in;
9     logic [FIFO_WIDTH-1:0] data_out;
10    logic wr_ack, overflow;
11    logic full, empty, almostfull, almostempty, underflow;
12
13    modport DUT (input clk, rst_n, data_in, wr_en, rd_en,
14                output data_out, wr_ack, full, empty, almostempty, almostfull, overflow, underflow );
15    modport TEST (input clk, data_out, wr_ack, full, empty, almostempty, almostfull, overflow, underflow,
16                 output rst_n, data_in, wr_en, rd_en);
17    modport MONITOR (input clk, rst_n, data_in, wr_en, rd_en, data_out, wr_ack, full, empty, almostempty, almostfull, overflow, underflow );
18
19
20 endinterface
21
```

5) Top module Code :

```
1 module top ;
2     bit clk ;
3
4     initial begin
5         clk = 0 ;
6         forever begin
7             #1 clk = ~clk ;
8         end
9     end
10
11     fifo_if fifoif (clk) ;
12     FIFO DUT (fifoif);
13     fifo_tb TEST (fifoif);
14     fifo_monitor MON (fifoif);
15
16 endmodule
```

6) Testbench Code :




```
1  import FIFO_transaction_pkg ::*;
2  import shared_pkg::*;
3  module fifo_tb (fifo_if.TEST fifoif);
4      FIFO_transaction test_txn = new();
5      initial begin
6          $assertoff;
7          fifoif.rst_n = 0 ;
8          #2;
9          $asserton;
10         repeat(2) @(negedge fifoif.clk);
11         repeat(2000) begin
12             assert(test_txn.randomize());
13             fifoif.rst_n = test_txn.rst_n ;
14             fifoif.wr_en = test_txn.wr_en ;
15             fifoif.rd_en = test_txn.rd_en ;
16             fifoif.data_in = test_txn.data_in ;
17             repeat(2) @(negedge fifoif.clk);
18         end
19         test_finished = 1 ;
20     end
21 endmodule
```

7) Monitor module Code :

```
1  import FIFO_transaction_pkg ::*;
2  import FIFO_scoreboard_pkg ::*;
3  import FIFO_coverage_pkg ::*;
4  import shared_pkg ::*;
5
6  module fifo_monitor (fifo_if.MONITOR fifoif);
7  FIFO_transaction FIFO_mon_txn =new();
8  FIFO_scoreboard FIFO_mon_sb =new();
9  FIFO_coverage FIFO_mon_cov = new();
10
11  initial begin
12      forever begin
13          @(negedge fifoif.clk);
14          assert(FIFO_mon_txn.randomize());
15          FIFO_mon_txn.rst_n      = fifoif.rst_n;
16          FIFO_mon_txn.wr_en      = fifoif.wr_en;
17          FIFO_mon_txn.rd_en      = fifoif.rd_en;
18          FIFO_mon_txn.data_in     = fifoif.data_in;
19          FIFO_mon_txn.data_out    = fifoif.data_out;
20          FIFO_mon_txn.wr_ack      = fifoif.wr_ack;
21          FIFO_mon_txn.overflow    = fifoif.overflow;
22          FIFO_mon_txn.full        = fifoif.full;
23          FIFO_mon_txn.empty       = fifoif.empty;
24          FIFO_mon_txn.almostfull  = fifoif.almostfull;
25          FIFO_mon_txn.almostempty = fifoif.almostempty;
26          FIFO_mon_txn.underflow   = fifoif.underflow;
27          fork
28              begin
29                  FIFO_mon_cov.sample_data(FIFO_mon_txn);
30              end
31
32              begin
33                  FIFO_mon_sb.check_data(FIFO_mon_txn);
34              end
35          join
36          if(test_finished) begin
37              $display("Simulation Stopped : Error count =
38  , Corrupt =
39  ", error_count, correct_count);
40
41          end
42      end
43
44
45  endmodule
```


8) Packages :

- Shared package :



```
1  package shared_pkg ;
2  bit test_finished ;
3  int error_count = 0 ;
4  int correct_count = 0 ;
5  endpackage
```

- Transaction package :



```
1  package FIFO_transaction_pkg ;
2
3      class FIFO_transaction#(parameter FIFO_WIDTH = 16,
4                              parameter FIFO_DEPTH = 8) ;
5
6      rand bit rst_n, wr_en, rd_en;
7      rand logic [FIFO_WIDTH-1:0] data_in;
8
9      logic [FIFO_WIDTH-1:0] data_out;
10     logic wr_ack, overflow;
11     logic full, empty, almostfull, almostempty, underflow;
12
13     int RD_EN_ON_DIST ;
14     int WR_EN_ON_DIST ;
15
16     function new(int rd_val = 30, int wr_val = 70);
17         RD_EN_ON_DIST = rd_val;
18         WR_EN_ON_DIST = wr_val;
19     endfunction
20
21     constraint rst_n_c { rst_n dist {0:/10 , 1:/90};}
22     constraint wr_en_c { wr_en dist {0:/(100-WR_EN_ON_DIST) , 1:/WR_EN_ON_DIST};}
23     constraint rd_en_c { rd_en dist {0:/(100-RD_EN_ON_DIST) , 1:/RD_EN_ON_DIST};}
24
25     endclass //FIFO_transaction
26
27 endpackage
```


• Coverage package :

```
1 package FIFO_coverage_pkg ;
2 import FIFO_transaction_pkg ::*;
3
4 class FIFO_coverage ;
5     FIFO_transaction F_cvg_txn ;
6
7 covergroup fifo_cvr_gp ;
8
9     wr_en_cp: coverpoint F_cvg_txn.wr_en ;
10    rd_en_cp: coverpoint F_cvg_txn.rd_en ;
11    full_cp: coverpoint F_cvg_txn.full ;
12    almostfull_cp: coverpoint F_cvg_txn.almostfull ;
13    empty_cp: coverpoint F_cvg_txn.empty ;
14    almostempty_cp: coverpoint F_cvg_txn.almostempty ;
15    overflow_cp: coverpoint F_cvg_txn.overflow ;
16    underflow_cp: coverpoint F_cvg_txn.underflow ;
17    wr_ack_cp: coverpoint F_cvg_txn.wr_ack ;
18
19    cross_wr_rd_full:      cross wr_en_cp, rd_en_cp, full_cp;
20    cross_wr_rd_almostfull: cross wr_en_cp, rd_en_cp, almostfull_cp;
21    cross_wr_rd_empty:     cross wr_en_cp, rd_en_cp, empty_cp;
22    cross_wr_rd_almostempty: cross wr_en_cp, rd_en_cp, almostempty_cp;
23    cross_wr_rd_overflow:  cross wr_en_cp, rd_en_cp, overflow_cp{
24        ignore_bins wr0_rd0_overflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(overflow_cp)intersect{1};
25        ignore_bins wr0_rd1_overflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{1} && binsof(overflow_cp)intersect{1};
26    }
27    cross_wr_rd_underflow: cross wr_en_cp, rd_en_cp, underflow_cp{
28        ignore_bins wr0_rd0_underflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(underflow_cp)intersect{1};
29        ignore_bins wr1_rd0_underflow1 = binsof(wr_en_cp)intersect{1} && binsof(rd_en_cp)intersect{0} && binsof(underflow_cp)intersect{1};
30    }
31
32    cross_wr_rd_wr_ack:      cross wr_en_cp, rd_en_cp, wr_ack_cp{
33        ignore_bins wr0_rd1_ack_1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{1} && binsof(wr_ack_cp)intersect{1};
34        ignore_bins wr0_rd0_ack_1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(wr_ack_cp)intersect{1};
35    }
36
37 endgroup
38
39 function new();
40     fifo_cvr_gp = new();
41 endfunction
42
43 function void sample_data (input FIFO_transaction F_txn);
44     F_cvg_txn = F_txn ;
45     fifo_cvr_gp.sample();
46 endfunction
47
48 endclass
49 endpackage
```

• Scoreboard package :

```
1 package FIFO_scoreboard_pkg ;
2 import FIFO_transaction_pkg ::*;
3 import shared_pkg ::*;
4 parameter FIFO_WIDTH = 16;
5 parameter FIFO_DEPTH = 8;
6
7
8 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
9
10 logic [FIFO_WIDTH-1:0] data_out_ref;
11 logic [FIFO_WIDTH-1:0] Queue [$] ;
12 logic full_ref , empty_ref ;
13 logic [max_fifo_addr:0] count;
14
15
16 class FIFO_scoreboard ;
17
18 task check_data (input FIFO_transaction F_chk_txn);
19     Reference_model (F_chk_txn);
20     if ((data_out_ref != F_chk_txn.data_out)) begin
21         error_count ++ ;
22         $display(" [ERROR] Mismatch at time %0t:", $time);
23         $display(" data_out      => Expected: %0h, Actual: %0h", data_out_ref, F_chk_txn.data_out);
24     end
25     else begin
26         correct_count ++;
27     end
28 endtask
29
30
31 function void Reference_model (input FIFO_transaction F_ref_txn);
32     // Reset logic
33     if (!F_ref_txn.rst_n) begin
34         Queue <= {};
35         count <= 0;
36     end
37     else begin
38         // Write operation if not full
39         if (F_ref_txn.wr_en && count < FIFO_DEPTH) begin
40             Queue.push_back(F_ref_txn.data_in);
41             count <= Queue.size();
42         end
43
44         // Read operation if not empty
45         if (F_ref_txn.rd_en && count != 0) begin
46             data_out_ref <= Queue.pop_front();
47             count <= Queue.size();
48         end
49     end
50
51
52     // Update reference flags
53     full_ref = (count == FIFO_DEPTH);
54     empty_ref = (count == 0);
55 endfunction
56
57 endclass
58 endpackage
```

9) Do file :


```
1  vlib work
2  vlog -f src_files.list +cover -covercells +define+SIM
3  vsim -voptargs=+acc work.top -cover -sv_seed random -l sim.FIFO_log
4  add wave /top/fifoif/*
5  run 0
6  add wave -position insertpoint \
7  sim:/top/DUT/wr_ptr \
8  sim:/top/DUT/rd_ptr \
9  sim:/top/DUT/count\
10 add wave -position insertpoint \
11 sim:/top/TEST/test_txn.RD_EN_ON_DIST \
12 sim:/top/TEST/test_txn.WR_EN_ON_DIST
13 add wave -position insertpoint \
14 sim:/FIFO_scoreboard_pkg::data_out_ref
15 coverage save FIFO.ucdb -onexit -du FIFO
16 ##run -all
17 ##quit -sim
18 ##vcover report FIFO_top.ucdb -details -annotate -all -output Coverage_FIFO_SV.txt
```

10) Source file :


```
1  fifo_if.sv
2  shared_pkg.sv
3  FIFO_transaction_pkg.sv
4  FIFO_scoreboard_pkg.sv
5  FIFO_coverage_pkg.sv
6  FIFO.sv
7  fifo_tb.sv
8  fifo_monitor.sv
9  top.sv
10
```

11) Questasim Snippets :


FIFO_1 : (When the reset is asserted the FIFO outputs (data_out & other flags) should be low .)




FIFO_2 : (When the wr_en is asserted, the FIFO is not Full , Writing Operation takes place withl data_in input , wr_ack should be activated)




FIFO_3: (When the FIFO is full , the full flag should be activated)




FIFO_4 : (When the FIFO is empty , the empty flag should be activated)




FIFO_5 : (When the FIFO has only 1 space left , the almostfull flag should be activated)




FIFO_6 : (When the FIFO has only 1 space occupied , the almostempty flag should be activated)




FIFO_7 : (When the FIFO is empty and the rd_en signal is high , underflow signal should be activated)



FIFO_8 : (When the FIFO is full and the wr_en signal is high , overflow signal should be activated)



FIFO_9 : (When the FIFO is not empty & rd_en signal is high the data_out should take the value of the FIFO element with the rd_ptr address and the rd_ptr is incremented)



```
#           Using alternate file: ./wlftlrk96i
add wave -position insertpoint \
sim:/top/DUT/wr_ptr \
sim:/top/DUT/rd_ptr \
sim:/top/DUT/count
add wave -position insertpoint \
sim:/top/TEST/test_txn.RD_EN_ON_DIST \
sim:/top/TEST/test_txn.WR_EN_ON_DIST
add wave -position insertpoint \
sim:/FIFO_scoreboard_pkg::data_out_ref
VSIM(paused)> run -all
# Simulation Stopped : Error count = 0 , Correct count = 4002
# ** Note: $stop      : fifo_monitor.sv(38)
#   Time: 8004 ns   Iteration: 1   Instance: /top/MON
# Break in Module fifo_monitor at fifo_monitor.sv line 38
```

12) Code Coverage :

- Statement Coverage :

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	32	32	0	100.00%

=====Statement Details=====

Statement Coverage for Design Unit work.FIFO --

Line	Item	Count	Source
----	----	-----	-----
File FIFO.sv			
17	1	4183	
19	1	573	
21	1	573	
23	1	573	
28	1	1863	
29	1	1863	
30	1	1863	
33	1	1747	
35	1	625	
37	1	1122	
43	1	4183	
45	1	573	
47	1	573	
50	1	992	
51	1	992	
56	1	132	
58	1	2486	
62	1	2885	
64	1	374	
68	1	1194	
70	1	277	
73	1	111	
76	1	65	
81	1	1817	
82	1	1817	
84	1	1817	
85	1	1817	
89	1	3260	
95	1	2180	
101	1	2180	
107	1	2180	
113	1	2180	

- Branch Coverage :

```

=====
=== Design Unit: work.FIFO
=====
Branch Coverage:
  Enabled Coverage          Bins      Hits      Misses  Coverage
  -----
  Branches                  35       35         0    100.00%

=====Branch Details=====

Branch Coverage for Design Unit work.FIFO

  Line      Item              Count      Source
  ----      -
File FIFO.sv
-----IF Branch-----
  18              4183      Count coming in to IF
  18              1         573
  27              1        1863
  32              1        1747
Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----
  34              1747      Count coming in to IF
  34              1         625
  36              1        1122
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  44              4183      Count coming in to IF
  44              1         573
  49              1         992
  54              1        2618
Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----
  55              2618      Count coming in to IF
  55              1         132
  57              1        2486
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  63              2885      Count coming in to IF
  63              1         374
  66              1        2511
Branch totals: 2 hits of 2 branches = 100.00%

```

Branch totals: 5 hits of 5 branches = 100.00%

```
-----IF Branch-----
  81                                1816    Count coming in to IF
  81              1                    196
  81              2                    1620
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
  82                                1816    Count coming in to IF
  82              1                    199
  82              2                    1617
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
  84                                1816    Count coming in to IF
  84              1                    282
  84              2                    1534
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
  85                                1816    Count coming in to IF
  85              1                    228
  85              2                    1588
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
  90                                3260    Count coming in to IF
  90              1                    359
                                2901    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
  96                                2180    Count coming in to IF
  96              1                    196
                                1984    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
 102                                2180    Count coming in to IF
 102              1                    282
                                1898    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
 108                                2180    Count coming in to IF
 108              1                    212
                                1968    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
-----IF Branch-----
 114                                2180    Count coming in to IF
```

```
-----IF Branch-----
 114                                2180    Count coming in to IF
 114              1                    228
                                1952    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

- Toggle Coverage :

Toggle Coverage = 100.00% (20 of 20 bins)

=====

=== Design Unit: work.fifo_if

=====

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	86	86	0	100.00%

=====Toggle Details=====

Toggle Coverage for Design Unit work.fifo_if

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
data_in[0-15]	1	1	100.00
data_out[0-15]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00


Total Node Count = 43

Toggled Node Count = 43

Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

13) Assertions Coverage :



Assertion Coverage:		15	15	0	100.00%
Assertions					
Name	File(Line)		Failure Count		Pass Count

/\top#DUT /RST_check/rst_assertion	FIFO.sv(91)		0		1
/\top#DUT /Full_check/full_assertion	FIFO.sv(97)		0		1
/\top#DUT /Almostfull_check/almostfull_assertion	FIFO.sv(103)		0		1
/\top#DUT /Empty_check/empty_assertion	FIFO.sv(109)		0		1
/\top#DUT /Almostempty_check/almostempty_assertion	FIFO.sv(115)		0		1
/\top#DUT /wr_ack_assertion	FIFO.sv(184)		0		1
/\top#DUT /overflow_assertion	FIFO.sv(187)		0		1
/\top#DUT /underflow_assertion	FIFO.sv(190)		0		1
/\top#DUT /wr_ptr_wraparound_assertion	FIFO.sv(193)		0		1
/\top#DUT /rd_ptr_wraparound_assertion	FIFO.sv(196)		0		1
/\top#DUT /counter_wraparound_incr_assertion	FIFO.sv(199)		0		1
/\top#DUT /counter_wraparound_decr_assertion	FIFO.sv(202)		0		1
/\top#DUT /wr_ptr_thershold_assertion	FIFO.sv(205)		0		1
/\top#DUT /rd_ptr_thershold_assertion	FIFO.sv(208)		0		1
/\top#DUT /count_thershold_assertion	FIFO.sv(211)		0		1

Directive Coverage:		15	15	0	100.00%
Directives					
DIRECTIVE COVERAGE:					
Name	Design Unit	Design UnitType	Lang	File(Line)	Hits Status



















/\top#DUT /RST_check/rst_cover	FIFO	Verilog	SVA	FIFO.sv(92)	404 Covered
/\top#DUT /Full_check/full_cover	FIFO	Verilog	SVA	FIFO.sv(98)	181 Covered
/\top#DUT /Almostfull_check/almostfull_cover	FIFO	Verilog	SVA	FIFO.sv(104)	259 Covered
/\top#DUT /Empty_check/empty_cover	FIFO	Verilog	SVA	FIFO.sv(110)	424 Covered
/\top#DUT /Almostempty_check/almostempty_cover	FIFO	Verilog	SVA	FIFO.sv(116)	228 Covered
/\top#DUT /wr_ack_cover	FIFO	Verilog	SVA	FIFO.sv(185)	1816 Covered
/\top#DUT /overflow_cover	FIFO	Verilog	SVA	FIFO.sv(188)	597 Covered
/\top#DUT /underflow_cover	FIFO	Verilog	SVA	FIFO.sv(191)	114 Covered
/\top#DUT /wr_ptr_wraparound_cover	FIFO	Verilog	SVA	FIFO.sv(194)	1816 Covered
/\top#DUT /rd_ptr_wraparound_cover	FIFO	Verilog	SVA	FIFO.sv(197)	890 Covered
/\top#DUT /counter_wraparound_incr_cover	FIFO	Verilog	SVA	FIFO.sv(200)	1246 Covered
/\top#DUT /counter_wraparound_decr_cover	FIFO	Verilog	SVA	FIFO.sv(203)	320 Covered
/\top#DUT /wr_ptr_thershold_cover	FIFO	Verilog	SVA	FIFO.sv(206)	3584 Covered
/\top#DUT /rd_ptr_thershold_cover	FIFO	Verilog	SVA	FIFO.sv(209)	3584 Covered
/\top#DUT /count_thershold_cover	FIFO	Verilog	SVA	FIFO.sv(212)	3584 Covered
DIRECTIVE COVERAGE:					
Name	Design Unit	Design UnitType	Lang	File(Line)	Hits Status



















/\top#DUT /RST_check/rst_cover	FIFO	Verilog	SVA	FIFO.sv(92)	404 Covered
/\top#DUT /Full_check/full_cover	FIFO	Verilog	SVA	FIFO.sv(98)	181 Covered
/\top#DUT /Almostfull_check/almostfull_cover	FIFO	Verilog	SVA	FIFO.sv(104)	259 Covered
/\top#DUT /Empty_check/empty_cover	FIFO	Verilog	SVA	FIFO.sv(110)	424 Covered
/\top#DUT /Almostempty_check/almostempty_cover	FIFO	Verilog	SVA	FIFO.sv(116)	228 Covered
/\top#DUT /wr_ack_cover	FIFO	Verilog	SVA	FIFO.sv(185)	1816 Covered
/\top#DUT /overflow_cover	FIFO	Verilog	SVA	FIFO.sv(188)	597 Covered
/\top#DUT /underflow_cover	FIFO	Verilog	SVA	FIFO.sv(191)	114 Covered
/\top#DUT /wr_ptr_wraparound_cover	FIFO	Verilog	SVA	FIFO.sv(194)	1816 Covered
/\top#DUT /rd_ptr_wraparound_cover	FIFO	Verilog	SVA	FIFO.sv(197)	890 Covered
/\top#DUT /counter_wraparound_incr_cover	FIFO	Verilog	SVA	FIFO.sv(200)	1246 Covered
/\top#DUT /counter_wraparound_decr_cover	FIFO	Verilog	SVA	FIFO.sv(203)	320 Covered
/\top#DUT /wr_ptr_thershold_cover	FIFO	Verilog	SVA	FIFO.sv(206)	3584 Covered
/\top#DUT /rd_ptr_thershold_cover	FIFO	Verilog	SVA	FIFO.sv(209)	3584 Covered
/\top#DUT /count_thershold_cover	FIFO	Verilog	SVA	FIFO.sv(212)	3584 Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 15					










14) Functional Coverage :










Covergroups								
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	
/FIFO_coverage_pkg/FIFO_coverage		100.00%						
TYPE fifo_cvr_gp		100.00%	100	100.00...		✓		auto(1)
CVP fifo_cvr_gp::wr_en_cp		100.00%	100	100.00...		✓		
bin auto[0]		1164	1	100.00...		✓		
bin auto[1]		2838	1	100.00...		✓		
CVP fifo_cvr_gp::rd_en_cp		100.00%	100	100.00...		✓		
bin auto[0]		2824	1	100.00...		✓		
bin auto[1]		1178	1	100.00...		✓		
CVP fifo_cvr_gp::full_cp		100.00%	100	100.00...		✓		
bin auto[0]		3102	1	100.00...		✓		
bin auto[1]		900	1	100.00...		✓		
CVP fifo_cvr_gp::almostfull_cp		100.00%	100	100.00...		✓		
bin auto[0]		3487	1	100.00...		✓		
bin auto[1]		515	1	100.00...		✓		
CVP fifo_cvr_gp::empty_cp		100.00%	100	100.00...		✓		
bin auto[0]		3372	1	100.00...		✓		
bin auto[1]		630	1	100.00...		✓		
CVP fifo_cvr_gp::almostempty_cp		100.00%	100	100.00...		✓		
bin auto[0]		3629	1	100.00...		✓		
bin auto[1]		373	1	100.00...		✓		
CVP fifo_cvr_gp::overflow_cp		100.00%	100	100.00...		✓		
bin auto[0]		3173	1	100.00...		✓		
bin auto[1]		829	1	100.00...		✓		
CVP fifo_cvr_gp::underflow_cp		100.00%	100	100.00...		✓		
bin auto[0]		3786	1	100.00...		✓		
bin auto[1]		216	1	100.00...		✓		
CVP fifo_cvr_gp::wr_ack_cp		100.00%	100	100.00...		✓		
bin auto[0]		2075	1	100.00...		✓		
bin auto[1]		1927	1	100.00...		✓		
CROSS fifo_cvr_gp::cross_wr_rd_full		100.00%	100	100.00...		✓		
bin <auto[1],auto[1],auto[1]>		102	1	100.00...		✓		
bin <auto[0],auto[1],auto[1]>		40	1	100.00...		✓		
bin <auto[1],auto[0],auto[1]>		562	1	100.00...		✓		
bin <auto[0],auto[0],auto[1]>		196	1	100.00...		✓		
bin <auto[1],auto[1],auto[0]>		740	1	100.00...		✓		
bin <auto[0],auto[1],auto[0]>		296	1	100.00...		✓		
bin <auto[1],auto[0],auto[0]>		1434	1	100.00...		✓		
bin <auto[0],auto[0],auto[0]>		632	1	100.00...		✓		

Covergroups								
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	
CROSS fifo_cvr_gp::cross_wr_rd_almostfull		100.00%	100	100.00...		✓		
bin <auto[1],auto[1],auto[1]>		178	1	100.00...		✓		
bin <auto[0],auto[1],auto[1]>		54	1	100.00...		✓		
bin <auto[1],auto[0],auto[1]>		195	1	100.00...		✓		
bin <auto[0],auto[0],auto[1]>		88	1	100.00...		✓		
bin <auto[1],auto[1],auto[0]>		664	1	100.00...		✓		
bin <auto[0],auto[1],auto[0]>		282	1	100.00...		✓		
bin <auto[1],auto[0],auto[0]>		1801	1	100.00...		✓		
bin <auto[0],auto[0],auto[0]>		740	1	100.00...		✓		
CROSS fifo_cvr_gp::cross_wr_rd_empty		100.00%	100	100.00...		✓		
bin <auto[1],auto[1],auto[1]>		105	1	100.00...		✓		
bin <auto[0],auto[1],auto[1]>		75	1	100.00...		✓		
bin <auto[1],auto[0],auto[1]>		259	1	100.00...		✓		
bin <auto[0],auto[0],auto[1]>		191	1	100.00...		✓		
bin <auto[1],auto[1],auto[0]>		737	1	100.00...		✓		
bin <auto[0],auto[1],auto[0]>		261	1	100.00...		✓		
bin <auto[1],auto[0],auto[0]>		1737	1	100.00...		✓		
bin <auto[0],auto[0],auto[0]>		637	1	100.00...		✓		
CROSS fifo_cvr_gp::cross_wr_rd_almosttemp...		100.00%	100	100.00...		✓		
bin <auto[1],auto[1],auto[1]>		100	1	100.00...		✓		
bin <auto[0],auto[1],auto[1]>		26	1	100.00...		✓		
bin <auto[1],auto[0],auto[1]>		199	1	100.00...		✓		
bin <auto[0],auto[0],auto[1]>		48	1	100.00...		✓		
bin <auto[1],auto[1],auto[0]>		742	1	100.00...		✓		
bin <auto[0],auto[1],auto[0]>		310	1	100.00...		✓		
bin <auto[1],auto[0],auto[0]>		1797	1	100.00...		✓		
bin <auto[0],auto[0],auto[0]>		780	1	100.00...		✓		

	CROSS fifo_cvr_gp::cross_wr_rd_overflow
	bin <auto[1],auto[1],auto[1]>
	bin <auto[1],auto[0],auto[1]>
	bin <auto[1],auto[1],auto[0]>
	bin <auto[1],auto[0],auto[0]>
	bin <auto[0],auto[1],auto[0]>
	bin <auto[0],auto[0],auto[0]>
	ignore_bin wr0_rd1_overflow1
	ignore_bin wr0_rd0_overflow1
	CROSS fifo_cvr_gp::cross_wr_rd_underflow
	bin <auto[1],auto[1],auto[1]>
	bin <auto[1],auto[1],auto[0]>
	bin <auto[0],auto[1],auto[1]>
	bin <auto[0],auto[1],auto[0]>
	bin <auto[1],auto[0],auto[0]>
	bin <auto[0],auto[0],auto[0]>
	ignore_bin wr1_rd0_underflow1
	ignore_bin wr0_rd0_underflow1

100.00%	100	100.00...		✓
201	1	100.00...		✓
504	1	100.00...		✓
641	1	100.00...		✓
1492	1	100.00...		✓
298	1	100.00...		✓
742	1	100.00...		✓
38	-	-		✓
86	-	-		✓
100.00%	100	100.00...		✓
96	1	100.00...		✓
746	1	100.00...		✓
39	1	100.00...		✓
297	1	100.00...		✓
1943	1	100.00...		✓
800	1	100.00...		✓
53	-	-		✓
28	-	-		✓

	CROSS fifo_cvr_gp::cross_wr_rd_wr_ack
	bin <auto[1],auto[1],auto[1]>
	bin <auto[1],auto[0],auto[1]>
	bin <auto[1],auto[1],auto[0]>
	bin <auto[1],auto[0],auto[0]>
	bin <auto[0],auto[1],auto[0]>
	bin <auto[0],auto[0],auto[0]>
	ignore_bin wr0_rd0_ack_1
	ignore_bin wr0_rd1_ack_1

100.00%	100	100.00...		✓
497	1	100.00...		✓
1157	1	100.00...		✓
345	1	100.00...		✓
839	1	100.00...		✓
252	1	100.00...		✓
639	1	100.00...		✓
189	-	-		✓
84	-	-		✓