SV Project - Synchronous FIFO

1) Detected Bugs:

- wr ack should be Low when reset is asserted.
- overflow should be Low when reset is asserted.
- underflow should be Low when reset is asserted.

data_out should take the value of the FIFO element

with the rd_ptr address and the rd_ptr is incremented

- underflow output should be Sequential.
- Uncovered case when both wr_en and rd_en are high and FIFO if full, Reading process happens.
- Uncovered case when both wr en and rd en are high and FIFO if empty, Writing process happens.
- almostfull is high when there is two spots empty, while it should be when only one spot is empty.

2) Verification Plan:

FIFO_9

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted the FIFO outputs (data_out & other flags) should be low .	Directed at the start of the simulation ,then randomized with constraint that drive reset to be off most of the time .	-	Immediate assertion to check for the async reset functionality
FIFO_2	When the wr_en is asserted, the FIFO is not Full, Writing Operation takes place withI data_in input, wr_ack should be activatd .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and wr_ack	Concurrent assertion to check the wr_ack Functionality .
FIFO_3	When the FIFO is full , the full flag should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and full .	Immediate assertion to check for the full Flag functionality
FIFO_4	When the FIFO is empty , the empty flag should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and empty .	Immediate assertion to check for the empty Flag functionality
FIFO_5	When the FIFO has only 1 space left , the almostfull flag should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and almostfull .	Immediate assertion to check for the almostfull Flag functionality
FIFO_6	When the FIFO has only 1 space occupied , the almostempty flag should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and almostempty.	Immediate assertion to check for the almostempty Flag functionality
FIFO_7	When the FIFO is empty and the rd_en signal is high , underflow signal should be activated	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and underflow .	Immediate assertion to check for the underflow Flag functionality
FIFO_8	When the FIFO is full and the wr_en signal is high , overflow signal should be activated	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and overflow .	Immediate assertion to check for the overflow Flag functionality
FIFO 9	When the FIFO is not empty & rd_en signal is high the	_	_	Concurrent assertion to check the rd_ptr_wraparound & rd_ptr_theshold

signal to be on with value(RD_EN_ON_DIST) of

the time.

. Also a Reference model is made to

 $check\ data_out\ Functionality\ .$

3) Design (RTL) Code [with assertions added in the same file]:

```
module FIFO(fifo_if.DUT fifoif);
10 localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
12 reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
    always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
      if (!fifoif.rst_n) begin
        wr_ptr <= 0;
        fifoif.wr_ack <= 0 ;</pre>
       fifoif.overflow <= 0;
      else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin</pre>
        mem[wr_ptr] <= fifoif.data_in;</pre>
       fifoif.wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
      else begin
        fifoif.wr_ack <= 0;</pre>
        if (fifoif.full & fifoif.wr_en)
          fifoif.overflow <= 1;</pre>
          fifoif.overflow <= 0;</pre>
    // Reading Block
43 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
      if (!fifoif.rst_n) begin
       rd_ptr <= 0;
        fifoif.underflow <= 0;
      else if (fifoif.rd_en && count != 0 ) begin
       fifoif.data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
        if (fifoif.empty & fifoif.rd_en)
          fifoif.underflow <= 1;
           fifoif.underflow <= 0;</pre>
62 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
      if (!fifoif.rst_n) begin
        count <= 0;
      else begin
       if (({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
        else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
         count <= count - 1;
// BUG DETECTED : Uncovered case when both wr_en and rd_en are high and FIFO if full , Reading process happens .</pre>
           else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
          else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
      end
```

```
assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
    assign fifoif.empty = (count == 0)? 1 : 0;
84 assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0;
85 assign fifoif.almostempty = (count == 1)? 1 : 0;
86 `ifdef SIM
    always_comb begin : RST_check
      if(!fifoif.rst_n)
      rst_assetion : assert final ((!count)&&(!wr_ptr)&&(!rd_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
      rst_cover : cover final ((!count)&&(!wr_ptr)&&(!rd_ptr)&&(!fifoif.wr_ack)&&(!fifoif.underflow)&&(!fifoif.overflow));
    always_comb begin : Full_check
      if((fifoif.rst_n)&&(count == fifoif.FIFO_DEPTH))
       full_assertion : assert final (fifoif.full);
      full_cover : cover final (fifoif.full);
101 always_comb begin : Almostfull_check
      if((fifoif.rst_n)&&(count == (fifoif.FIFO_DEPTH-1)))
      almostfull_assertion : assert final (fifoif.almostfull);
     almostfull_cover : cover final (fifoif.almostfull);
107 always_comb begin : Empty_check
      if((fifoif.rst_n)&&(count == 0))
      empty_assertion : assert final (fifoif.empty);
      empty_cover : cover final (fifoif.empty);
113 always_comb begin :Almostempty_check
     if((fifoif.rst_n)&&(count == 1))
      almostempty_assertion : assert final (fifoif.almostempty);
      almostempty_cover : cover final (fifoif.almostempty);
120 property wr_ack_p;
     @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (fifoif.wr_en && !fifoif.full) |=> (fifoif.wr_ack);
124 endproperty
126 property overflow_p;
     @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (fifoif.wr_en && fifoif.full) |=> (fifoif.overflow);
132 property underflow_p;
      @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (fifoif.rd_en && fifoif.empty) |=> (fifoif.underflow);
136 endproperty
138 property wr_ptr_wraparound;
      @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (fifoif.wr_en && !fifoif.full) |=> ((wr_ptr == ($past(wr_ptr) + 1))|| ((wr_ptr==0)&&($past(wr_ptr)+1 == 8)));
144 property rd_ptr_wraparound;
      @(posedge fifoif.clk)
       disable iff (!fifoif.rst_n)
      (fifoif.rd_en && !fifoif.empty ) |=> ((rd_ptr == ( $past(rd_ptr)+1 ))|| ((rd_ptr==0)&&($past(rd_ptr)+1 == 8)));
148 endproperty
150 property counter_wraparound_incr;
      disable iff (!fifoif.rst_n)
       (({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) || (({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
      |=> (count == $past(count)+1);
    endproperty
157 property counter_wraparound_decr;
      @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
       (({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty) || (({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
       |=> (count == $past(count)-1);
162 endproperty
```

```
164 property wr_ptr_thershold;
      @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (wr_ptr < fifoif.FIFO_DEPTH) ;</pre>
168 endproperty
170 property rd_ptr_thershold;
      @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (rd_ptr < fifoif.FIFO_DEPTH);</pre>
176 property count_thershold;
      @(posedge fifoif.clk)
      disable iff (!fifoif.rst_n)
      (count <= fifoif.FIFO_DEPTH);</pre>
180 endproperty
184 wr_ack_assertion : assert property (wr_ack_p) ;
    wr_ack_cover : cover property (wr_ack_p) ;
    overflow_assertion : assert property (overflow_p) ;
188 overflow_cover : cover property (overflow_p) ;
190 underflow_assertion : assert property (underflow_p) ;
    underflow_cover : cover property (underflow_p) ;
193 wr_ptr_wraparound_assertion : assert property (wr_ptr_wraparound);
194 wr_ptr_wraparound_cover : cover property (wr_ptr_wraparound);
196  rd_ptr_wraparound_assertion : assert property (rd_ptr_wraparound);
    rd_ptr_wraparound_cover : cover property (rd_ptr_wraparound);
    counter_wraparound_incr_assertion : assert property (counter_wraparound_incr);
    counter_wraparound_incr_cover : cover property (counter_wraparound_incr);
202 counter_wraparound_decr_assertion : assert property (counter_wraparound_decr);
    counter_wraparound_decr_cover : cover property (counter_wraparound_decr);
205 wr_ptr_thershold_assertion : assert property (wr_ptr_thershold);
206 wr_ptr_thershold_cover : cover property (wr_ptr_thershold);
    rd_ptr_thershold_assertion : assert property (rd_ptr_thershold);
    rd_ptr_thershold_cover : cover property (rd_ptr_thershold);
    count_thershold_assertion : assert property (count_thershold);
    count_thershold_cover : cover property (count_thershold);
```

4) Interface Code:

```
interface fifo_if (clk);

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

input bit clk;
bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_in;
logic [FIFO_WIDTH-1:0] data_out;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk, rst_n, data_in, wr_en, rd_en,
output data_out, wr_ack, full, empty, almostfull, overflow, underflow,
output rst_n, data_in, wr_en, rd_en);
modport MONITOR (input clk, rst_n, data_in, wr_en, rd_en),
endinterface

endinterface

endinterface
```

5) Top module Code:

```
module top ;
      bit clk;
      initial begin
        clk = 0;
        forever begin
          #1 clk = \sim clk;
        end
      end
10
      fifo_if fifoif (clk);
11
      FIFO DUT (fifoif);
12
      fifo_tb TEST (fifoif);
13
      fifo_monitor MON (fifoif);
14
15
16
    endmodule
```

6) Testbench Code:

```
import FIFO_transaction_pkg ::*;
 1
    import shared pkg::*;
 2
    module fifo_tb (fifo_if.TEST fifoif);
 3
      FIFO transaction test txn = new();
      initial begin
 5
 6
        $assertoff;
        fifoif.rst_n = 0;
8
        #2;
        $asserton;
 9
        repeat(2) @(negedge fifoif.clk);
10
     repeat(2000) begin
11
        assert(test_txn.randomize());
12
        fifoif.rst_n = test_txn.rst_n;
13
   fifoif.wr_en = test_txn.wr_en ;
14
15
        fifoif.rd_en = test_txn.rd_en ;
        fifoif.data_in = test_txn.data_in ;
16
        repeat(2) @(negedge fifoif.clk);
17
        end
18
        test_finished = 1;
19
      end
20
   endmodule
21
```

7) Monitor module Code:

```
import FIFO transaction pkg ::*;
import FIFO scoreboard pkg ::*;
import FIFO_coverage_pkg ::*;
import shared_pkg ::*;
module fifo_monitor (fifo_if.MONITOR fifoif);
FIFO_transaction FIFO_mon_txn =new();
FIFO_scoreboard FIFO_mon_sb =new();
FIFO_coverage FIFO_mon_cov = new();
  initial begin
    forever begin
      @(negedge fifoif.clk);
      assert(FIFO_mon_txn.randomize());
      FIFO_mon_txn.rst_n
                               = fifoif.rst_n;
                               = fifoif.wr_en;
      FIFO_mon_txn.wr_en
      FIFO_mon_txn.rd_en
                               = fifoif.rd_en;
      FIFO_mon_txn.data_in
                               = fifoif.data_in;
      FIFO_mon_txn.data_out
                               = fifoif.data_out;
      FIFO_mon_txn.wr_ack
                               = fifoif.wr_ack;
                               = fifoif.overflow;
      FIFO_mon_txn.overflow
      FIFO_mon_txn.full
                               = fifoif.full;
      FIFO_mon_txn.empty
                               = fifoif.empty;
      FIFO_mon_txn.almostfull = fifoif.almostfull;
      FIFO_mon_txn.almostempty = fifoif.almostempty;
                               = fifoif.underflow;
      FIFO_mon_txn.underflow
      fork
        begin
          FIFO_mon_cov.sample_data(FIFO_mon_txn);
        end
        begin
          FIFO mon sb.check data(FIFO mon txn);
        end
      if(test_finished) begin
        $display("Simulation Stopped : Error count =
 , Corre$ttopunt =
",erropndount,correct_count);
    end
  end
endmodule
```

8) Packages:

Shared package :

```
package shared_pkg;
bit test_finished;
int error_count = 0;
int correct_count = 0;
endpackage
```

Transaction package :

```
package FIFO_transaction_pkg ;
      class FIFO_transaction#(parameter FIFO_WIDTH = 16,
                              parameter FIFO_DEPTH = 8);
      rand bit rst_n, wr_en, rd_en;
      rand logic [FIFO_WIDTH-1:0] data_in;
      logic [FIFO_WIDTH-1:0] data_out;
      logic wr_ack, overflow;
11
      logic full, empty, almostfull, almostempty, underflow;
      int RD EN ON DIST ;
      int WR_EN_ON_DIST ;
     function new(int rd_val = 30, int wr_val = 70);
       RD_EN_ON_DIST = rd_val;
        WR EN ON DIST = wr val;
      endfunction
      constraint rst_n_c { rst_n dist {0:/10 , 1:/90};}
      constraint wr_en_c { wr_en dist {0:/(100-WR_EN_ON_DIST) , 1:/WR_EN_ON_DIST};}
      constraint rd_en_c { rd_en dist {0:/(100-RD_EN_ON_DIST) , 1:/RD_EN_ON_DIST};}
      endclass //FIFO_transaction
      endpackage
```

Coverage package :

```
package FIFO_coverage_pkg ;
import FIFO_transaction_pkg ::*;
  class FIFO_coverage ;
   FIFO_transaction F_cvg_txn;
 covergroup fifo_cvr_gp ;
   wr_en_cp: coverpoint F_cvg_txn.wr_en ;
   rd_en_cp: coverpoint F_cvg_txn.rd_en ;
    full_cp: coverpoint F_cvg_txn.full ;
    almostfull_cp: coverpoint F_cvg_txn.almostfull ;
    empty_cp: coverpoint F_cvg_txn.empty ;
    almostempty_cp: coverpoint F_cvg_txn.almostempty ;
    overflow_cp: coverpoint F_cvg_txn.overflow;
    underflow_cp: coverpoint F_cvg_txn.underflow;
   wr_ack_cp: coverpoint F_cvg_txn.wr_ack ;
   cross_wr_rd_full:
                             cross wr_en_cp, rd_en_cp, full_cp;
   cross_wr_rd_almostfull: cross wr_en_cp, rd_en_cp, almostfull_cp;
    cross_wr_rd_empty:
                             cross wr_en_cp, rd_en_cp, empty_cp;
    cross_wr_rd_almostempty: cross wr_en_cp, rd_en_cp, almostempty_cp;
    cross_wr_rd_overflow: cross wr_en_cp, rd_en_cp, overflow_cp{
     ignore_bins wr0_rd0_overflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(overflow_cp)intersect{1};
     ignore\_bins \ \ wr0\_rd1\_overflow1 = binsof(wr\_en\_cp) intersect\{0\} \ \& \ binsof(rd\_en\_cp) intersect\{1\} \ \& \ binsof(overflow\_cp) intersect\{1\};
    cross_wr_rd_underflow: cross wr_en_cp, rd_en_cp, underflow_cp{
     ignore_bins wr0_rd0_underflow1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(underflow_cp)intersect{1};
      ignore_bins wr1_rd0_underflow1 = binsof(wr_en_cp)intersect{1} && binsof(rd_en_cp)intersect{0} && binsof(underflow_cp)intersect{1};
                             cross wr_en_cp, rd_en_cp, wr_ack_cp{
      ignore_bins wr0_rd1_ack_1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{1} && binsof(wr_ack_cp)intersect{1};
      ignore_bins wr0_rd0_ack_1 = binsof(wr_en_cp)intersect{0} && binsof(rd_en_cp)intersect{0} && binsof(wr_ack_cp)intersect{1};
 endgroup
  function new();
   fifo_cvr_gp = new();
  function void sample_data (input FIFO_transaction F_txn);
   F_cvg_txn = F_txn;
    fifo_cvr_gp.sample();
```

• Scoreboard package:

```
package FIFO_scoreboard_pkg;
   import FIFO_transaction_pkg ::*;
   import shared_pkg ::*;
4 parameter FIFO_WIDTH = 16;
   parameter FIFO_DEPTH = 8;
      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
      logic [FIFO_WIDTH-1:0] data_out_ref;
      logic [FIFO_WIDTH-1:0] Queue [$];
      logic full_ref , empty_ref ;
      logic [max_fifo_addr:0] count;
16 class FIFO_scoreboard ;
      task check_data (input FIFO_transaction F_chk_txn);
        Reference_model (F_chk_txn);
        if ((data_out_ref !== F_chk_txn.data_out)) begin
              error_count ++ ;
              $display(" [ERROR] Mismatch at time %0t:", $time);
              $display(" data_out => Expected: %0h, Actual: %0h", data_out_ref, F_chk_txn.data_out);
        else begin
        correct_count ++;
        end
      endtask
      function void Reference_model (input FIFO_transaction F_ref_txn);
          if (!F_ref_txn.rst_n) begin
            Queue <= {};
            count <= 0;</pre>
          else begin
            if (F_ref_txn.wr_en && count < FIFO_DEPTH) begin</pre>
              Queue.push_back(F_ref_txn.data_in);
              count <= Queue.size();</pre>
            end
            if (F_ref_txn.rd_en && count != 0) begin
             data_out_ref <= Queue.pop_front();</pre>
              count <= Queue.size();</pre>
          full_ref = (count == FIFO_DEPTH);
          empty_ref = (count == 0);
        endfunction
      endclass
58 endpackage
```

9) Do file:


```
vlib work
    vlog -f src_files.list +cover -covercells +define+SIM
    vsim -voptargs=+acc work.top -cover -sv_seed random -l sim.FIF0_log
    add wave /top/fifoif/*
    run 0
    add wave -position insertpoint \
    sim:/top/DUT/wr_ptr \
    sim:/top/DUT/rd_ptr \
    sim:/top/DUT/count\
    add wave -position insertpoint \
    sim:/top/TEST/test_txn.RD_EN_ON_DIST \
    sim:/top/TEST/test_txn.WR_EN_ON_DIST
    add wave -position insertpoint \
    sim:/FIFO_scoreboard_pkg::data_out_ref
    coverage save FIFO.ucdb -onexit -du FIFO
16 ##run -all
   ##quit -sim
##vcover report FIFO_top.ucdb -details -annotate -all -output Coverage_FIFO_SV.txt
```

10) Source file:


```
1 fifo_if.sv
2 shared_pkg.sv
3 FIFO_transaction_pkg.sv
4 FIFO_scoreboard_pkg.sv
5 FIFO_coverage_pkg.sv
6 FIFO.sv
7 fifo_tb.sv
8 fifo_monitor.sv
9 top.sv
```

11) Questasim Snippets:


FIFO 1: (When the reset is asserted the FIFO outputs (data_out & other flags) should be low .)




FIFO_2: (When the wr_en is asserted, the FIFO is not Full, Writing Operation takes place with data_in input, wr_ack should be activated)




FIFO 3: (When the FIFO is full, the full flag should be activated)




FIFO_4: (When the FIFO is empty, the empty flag should be activated)




FIFO_5: (When the FIFO has only 1 space left, the almostfull flag should be activated)




FIFO_6: (When the FIFO has only 1 space occupied, the almostempty flag should be activated)




FIFO_7: (When the FIFO is empty and the rd_en signal is high, underflow signal should be activated)



FIFO_8: (When the FIFO is full and the wr_en signal is high, overflow signal should be activated)



FIFO_9: (When the FIFO is not empty & rd_en signal is high the data_out should take the value of the FIFO element with the rd_ptr address and the rd_ptr is incremented)



```
# Using alternate file: ./wlftlrk96i
add wave -position insertpoint \
sim:/top/DUT/wr_ptr \
sim:/top/DUT/rd_ptr \
sim:/top/DUT/count
add wave -position insertpoint \
sim:/top/TEST/test_txn.RD_EN_ON_DIST \
sim:/top/TEST/test_txn.WR_EN_ON_DIST
add wave -position insertpoint \
sim:/FIFO_scoreboard_pkg::data_out_ref
VSIM(paused)> run -all
# Simulation Stopped : Error count = 0 , Correct count = 4002
# ** Note: $stop : fifo_monitor.sv(38)
# Time: 8004 ns Iteration: l Instance: /top/MON
# Break in Module fifo monitor at fifo monitor.sv line 38
```

12) Code Coverage:

• Statement Coverage :

etement Cov Enabled C	overage	Bins		Misses	Coverage
Statement		32	32	0	100.00%
		====Statement	: Details=		
tement Cov	erage for Desig	gn Unit work.F	IFO		
Line	Item		Count	Source	
ile FIFO.s					
17	1		4183		
19	1		573		
21	1		573		
23	1		573		
28	1		1863		
29	1		1863		
30	1		1863		
33	1		1747		
35	1		625		
37	1		1122		
43	1		4183		
45	1		573		
47	1		573		
50	1		992		
51	1		992		
56	1		132		
58	1		2486		
62	1		2885		
64	1		374		
68	1		1194		
70	1		277		
73	1		111		
76	1		65		
81	1		1817		
82	1		1817		
84	1		1817		
85	1		1817		
89	1		3260		
95	1		2180		
101	1		2180		
107	1		2180		
113	1		2180		

• Branch Coverage:

=== Design Unit: work.FIF	0	
Branch Coverage:	============	
Enabled Coverage	Bins Hits	S S S S S S S S S S S S S S S S S S S
Branches	35 35	0 100.00%
	=====Branch Details===	
Branch Coverage for Desig	n Unit work.FIFO	
Line Item	Count	Source
File FIFO.sv		
	IF Branch	
18	4183	Count coming in to IF
18 1	573	
27 1	1863	
32 1	1747	
Branch totals: 3 hits of	3 branches = 100.00%	
	75.0	
		Court coulon to to TE
34		Count coming in to IF
34 1	625	
36 1 Branch totals: 2 hits of	1122 2 hannahar – 100 00%	
branch totals: 2 hits of	2 Dranches = 100.00%	
	IF Branch	
44	4183	
44 1	573	· ·
49 1	992	
54 1	2618	
Branch totals: 3 hits of	3 branches = 100.00%	
	IF Branch	
55	2618	Count coming in to IF
55 1	132	
57 1	2486	
Branch totals: 2 hits of	2 branches = 100.00%	
	IF Branch	
63	2885	Count coming in to IF
63 1	374	count coming in to ir
66 1	2511	
Branch totals: 2 hits of		
branch totals. 2 hits of	2 brunenes - 100.00%	

Branch totals: 5 hits of 5 branches = 100.00%	
IF Branch	
81 1816	Count coming in to IF
81 1 196	200.10 20.121.6 21. 20 21
81 2 1620	
Branch totals: 2 hits of 2 branches = 100.00%	
IF Branch	
82 1816	Count coming in to IF
82 1 199 82 2 1617	
82 2 1617 Branch totals: 2 hits of 2 branches = 100.00%	
branch cotais. 2 hits of 2 branches - 100.00%	
IF Branch	
84 1816	
84 1 282	, and the second
84 2 1534	
Branch totals: 2 hits of 2 branches = 100.00%	
IF Branch	
85 1816	Count coming in to IF
85 1 228	
85 2 1588	
Branch totals: 2 hits of 2 branches = 100.00%	
IF Branch	
90 3260	Count coming in to IF
90 1 359	S .
2901	All False Count
Branch totals: 2 hits of 2 branches = 100.00%	
n	
IF Branch	
96 2180 96 1 196	Count coming in to IF
1984	All False Count
Branch totals: 2 hits of 2 branches = 100.00%	All Talse Count
5. anen 2018231 2 11223 61 2 51 anenes 2001000	
IF Branch	
102 2180	Count coming in to IF
102 1 282	
1898	All False Count
Branch totals: 2 hits of 2 branches = 100.00%	
IF Branch	
108 2180	Count coming in to IF
108 1 212	Count Coming in to ir
1968	All False Count
Branch totals: 2 hits of 2 branches = 100.00%	
IF Branch	
114 2180	Count coming in to IF
·	

		IF Branch	
114		2180	Count coming in to IF
114	1	228	
		1952	All False Count
Branch totals	o: 2 hits of 2 bra	nches = 100.00%	

• Toggle Coverage :

```
Toggle Coverage = 100.00% (20 of 20 bins)
______
=== Design Unit: work.fifo_if
Toggle Coverage:
  Enabled Coverage
                     Bins Hits Misses Coverage
--- --- 86 86 0 100.00%
  Toggles
Toggle Coverage for Design Unit work.fifo_if
                              Node 1H->0L 0L->1H "Coverage"
                                    1
1
1
1
                          almostempty
                                             1
1
                                                     100.00
                          almostfull
                                                     100.00
                                                    100.00
                               c1k
                       data_in[0-15]
data_out[0-15]
                                               1
                                                     100.00
                                                     100.00
                                       1
                                               1
                              empty
                                                     100.00
                                       1
1
1
                              full
                                               1
                                                     100.00
                           overflow
                                                     100.00
                             rd_en
                                               1
                                                     100.00
                                                     100.00
                              rst_n
                           underflow
                                       1
                                                     100.00
                                   1 1
1 1
                             wr_ack
                                                     100.00
                                                     100.00
                             wr_en
Total Node Count = Toggled Node Count =
                   43
                   43
Untoggled Node Count =
Toggle Coverage = 100.00% (86 of 86 bins)
```

13) Assertions Coverage:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/DUT/RST_check/rst_cover	SVA	1	Off	404	1	Unli	. 1	100%		√	0	0	0 ns	0
/top/DUT/Full_check/full_cover	SVA	1	Off	181	1	Unli	. 1	100%		ľ	0	0	0 ns	0
/top/DUT/Almostfull_check/almostfull_cover	SVA	1	Off	259	1	Unli	. 1	100%		ľ	0	0	0 ns	0
/top/DUT/Empty_check/empty_cover	SVA	1	Off	424	1	Unli	. 1	100%		•	0	0	0 ns	0
/top/DUT/Almostempty_check/almostempty_cover	SVA	1	Off	228	1	Unli	. 1	100%		. ✓	0	0	0 ns	0
/top/DUT/wr_ack_cover	SVA	1	Off	1816	1	L Unli	. 1	100%		•	0	0	0 ns	0
/top/DUT/overflow_cover	SVA	1	Off	597	1	Unli	. 1	100%		•	0	0	0 ns	0
/top/DUT/underflow_cover	SVA	1	Off	114	1	Unli	. 1	100%		. ✓	0	0	0 ns	0
/top/DUT/wr_ptr_wraparound_cover	SVA	1	Off	1816	1	L Unli	. 1	100%		■	0	0	0 ns	0
/top/DUT/rd_ptr_wraparound_cover	SVA	1	Off	890	1	L Unli	. 1	100%		•	0	0	0 ns	0
/top/DUT/counter_wraparound_incr_cover	SVA	1	Off	1246	1	Unli	. 1	100%		■	0	0	0 ns	0
/top/DUT/counter_wraparound_decr_cover	SVA	1	Off	320	1	L Unli	. 1	100%		■	0	0	0 ns	0
/top/DUT/wr_ptr_thershold_cover	SVA	1	Off	3584		L Unli		100%		■	0	0	0 ns	0
/top/DUT/rd_ptr_thershold_cover	SVA	1	Off	3584	1	Unli	. 1	100%		■	0	0	0 ns	0
/top/DUT/count_thershold_cover	SVA	1	Off	3584	1	Unli	. 1	100%		I	0	0	0 ns	0

△ Assertions ====================================								33333				
▼ Name	Assertion Type	Language	Enable 4	△ Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads AT\	Assertion Expression	Included
	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge fifoif.dk) disable iff (~fifoif.rst_n) (((fifoif.wr_en&&~fifoif.full)) =>fifoif.wr.	🗸
<u>→</u> /top/DUT/overflow_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.clk) disable iff (~fifoif.rst_n) (((fifoif.wr_en&&fifoif.full)) =>fifoif.over	
<u>→</u> /top/DUT/underflow_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.dk) disable iff (~fifoif.rst_n) (((fifoif.rd_en&&fifoif.empty))) =>fifoif.u.	🗸
<u>→</u> /top/DUT/wr_ptr_wraparound_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.clk) disable iff (~fifoif.rst_n) (((fifoif.wr_en&&~fifoif.full)) =>(wr_ptr.	. 🗸
<u>→</u> /top/DUT/rd_ptr_wraparound_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.clk) disable iff (~fifoif.rst_n) (((fifoif.rd_en&&~fifoif.empty)) =>(rd_p	
<u>→</u> /top/DUT/counter_wraparound_incr_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.dk) disable iff (~fifoif.rst_n) ((((~fifoif.rd_en&fifoif.wr_en&&~fifoif.fu	
<u>→</u> /top/DUT/counter_wraparound_decr_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.clk) disable iff (~fifoif.rst_n) ((((fifoif.rd_en&~fifoif.wr_en&&~fifoif.e.	. 🗸
<u>→</u> /top/DUT/wr_ptr_thershold_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.dk) disable iff (~fifoif.rst_n) (wr_ptr <fifoif.fifo_depth))< td=""><td>1</td></fifoif.fifo_depth))<>	1
<u>→</u> /top/DUT/rd_ptr_thershold_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.dk) disable iff (~fifoif.rst_n) (rd_ptr <fifoif.fifo_depth))< td=""><td>1</td></fifoif.fifo_depth))<>	1
<u>→</u> /top/DUT/count_thershold_assertion	Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge fifoif.clk) disable iff (~fifoif.rst_n) (wr_ptr<=fifoif.FIFO_DEPTH))	1
<u>→</u> /top/DUT/RST_check/rst_assetion	Immediate	SVA	on	0	1	-	-	-	-	off	assert (!count&!wr_ptr&!rd_ptr&~fifoif.wr_ack&)	1
▲ /top/DUT/Full_check/full_assertion	Immediate	SVA	on	0	1	-	-	-	-	off	assert (fifoif.full)	1
/top/DUT/Almostfull_check/almostfull_assertion	Immediate	SVA	on	0	1	-	-	-	-	off	assert (fifoif.almostfull)	1
▲ /top/DUT/Empty_check/empty_assertion	Immediate	SVA	on	0	1	-	-	-	-	off	assert (fifoif.empty)	√
/top/DUT/Almostempty_check/almostempty_assertion	Immediate	SVA	on	0	1	-	-	-	-	off	assert (fifoif.almostempty)	1
/top/TEST/#ublk#217929410#11/immed12	Immediate	SVA	on	0	1	-	-	-	-	off	assert (test_txn.randomize())	1
▲ /top/MON/#ublk#111992834#12/immed14	Immediate	SVA	on	0	1	•	-	-	-	off	assert (FIFO_mon_txn.randomize())	✓



Assertion Cover	rage:	45	45		400 000
Assertions		15	15	0	100.00%
Name	File(Line)			llure Int	Pass Count
/\top#DUT /RST_	_check/rst_assetion FIF0.sv(91)			0	1
/\top#DUT /Full	l_check/full_asserti	ion			
/\ . DUT /A]	FIF0.sv(97)	6.11		0	1
/\top#DUI /AIMG	ostfull_check/almost (FIFO.sv(103	CTUII_ass	ertion	0	1
/\top#DUT /Empt	ty check/empty asser	rtion			_
	FIF0.sv(109)			0	1
/\top#DUT /Almo	ostempty_check/almos FIFO.sv(115)	stempty_a	ssertion	0	1
/\top#DUT /wr_a	_				
O . HOUT /	FIF0.sv(184)			0	1
/\top#DUI /over	rflow_assertion FIFO.sv(187)			0	1
/\top#DUT /unde	erflow assertion			v	_
	FIF0.sv(190)			0	1
/\top#DUT /wr_p	ptr_wraparound_asser FIFO.sv(193)	rtion		0	1
/\top#DUT /rd_p	ptr_wraparound_asser	rtion			
/\	FIF0.sv(196)			0	1
	nter_wraparound_incr FIFO.sv(199)	_		0	1
/\top#DUT /cour	nter_wraparound_decr FIFO.sv(202)	_asserti	on	0	1
/\top#DUT /wr	ptr thershold assert	ion		Ø	1
/ (cop#bo1 / Wi _	FIF0.sv(205)	-1011		0	1
/\top#DUT /rd_p	ptr_thershold_assert	tion			
	FIF0.sv(208)			0	1
/\top#DUT /cour	nt_thershold_asserti FIFO.sv(211)	ion		0	1

Directive Coverage: Directives 15 15 0 100.00%		
DIRECTIVE COVERAGE:		
Name Design Design Lang File(Line)	Hits St	itatus
Unit UnitType		cacas
/\top#DUT /RST_check/rst_cover FIFO Verilog SVA FIF0.sv(92)	404 Co	overed
/\top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98)	181 Co	overed
/\top#DUT /Almostfull_check/almostfull_cover		
FIFO Verilog SVA FIFO.sv(104)		overed
/\top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110)	424 Co	overed
/\top#DUT /Almostempty_check/almostempty_cover	222 6	
FIFO Verilog SVA FIFO.sv(116)		overed
/\top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) : /\top#DUT /overflow cover FIFO Verilog SVA FIFO.sv(188)	1816 Co	overed
/\top#DUT /underflow cover FIFO Verilog SVA FIFO.sv(188)		overed
	1816 Co	
/\top#DUT /rd ptr wraparound cover FIFO Verilog SVA FIFO.sv(197)		overed
. = . =	1246 Cd	
/\top#DUT /counter wraparound decr cover FIFO Verilog SVA FIFO.sv(203)		overed
	3584 Co	
. = = =	3584 Co	overed
/\top#DUT /count thershold cover FIFO Verilog SVA FIFO.sv(212)	3584 Cd	overed
DIRECTIVE COVERAGE:		
	 Wite C1	
Name Design Design Lang File(Line)	 Hits S1	itatus
	 Hits St	itatus
Name Design Design Lang File(Line)		itatus
Name Design Design Lang File(Line) Unit UnitType	404 Co	
Name Design Design Lang File(Line) Unit UnitType //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92)	404 Co	overed
Name Design Design Lang File(Line) II Unit UnitType //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98)	404 Co	overed
Name Design Design Lang File(Line) Unit UnitType //top#DUT /RST_check/rst_cover FIF0 Verilog SVA FIF0.sv(92) //top#DUT /Full_check/full_cover FIF0 Verilog SVA FIF0.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIF0 Verilog SVA FIF0.sv(104) //top#DUT /Empty check/empty cover FIF0 Verilog SVA FIF0.sv(110)	404 Co 181 Co	overed overed
Name Design Design Lang File(Line) Unit Unitrype //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) //top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) //top#DUT /Almostempty_check/almostempty_cover	404 Co 181 Co 259 Co 424 Co	covered covered covered covered
Name Design Design Lang File(Line) Unit UnitType //top#DUT /RST_check/rst_cover FIF0 Verilog SVA FIF0.sv(92) //top#DUT /Full_check/full_cover FIF0 Verilog SVA FIF0.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIF0 Verilog SVA FIF0.sv(104) //top#DUT /Empty_check/empty_cover FIF0 Verilog SVA FIF0.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIF0 Verilog SVA FIF0.sv(116)	404 Co 181 Co 259 Co 424 Co	covered covered covered covered
Name Design Design Lang File(Line) Unit UnitType //top#DUT /RST_check/rst_cover FIF0 Verilog SVA FIF0.sv(92) //top#DUT /Full_check/full_cover FIF0 Verilog SVA FIF0.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIF0 Verilog SVA FIF0.sv(104) //top#DUT /Empty_check/empty_cover FIF0 Verilog SVA FIF0.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIF0 Verilog SVA FIF0.sv(116) //top#DUT /wr_ack_cover FIF0 Verilog SVA FIF0.sv(1185)	404 Cc 181 Cc 259 Cc 424 Cc 228 Cc 1816 Cc	overed overed overed overed overed
Name Design Design Lang File(Line) Unit UnitType //top#DUT /RST_check/rst_cover FIF0 Verilog SVA FIF0.sv(92) //top#DUT /Full_check/full_cover FIF0 Verilog SVA FIF0.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIF0 Verilog SVA FIF0.sv(104) //top#DUT /Empty_check/empty_cover FIF0 Verilog SVA FIF0.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIF0 Verilog SVA FIF0.sv(116) //top#DUT /wr_ack_cover FIF0 Verilog SVA FIF0.sv(185) //top#DUT /overflow_cover FIF0 Verilog SVA FIF0.sv(188)	404 Cc 181 Cc 259 Cc 424 Cc 228 Cc 1816 Cc 597 Cc	covered covered covered covered covered covered covered
Name Design Design Lang File(Line) (\top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) (\top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) (\top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) (\top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) (\top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) (\top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(116) (\top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(118) (\top#DUT /vop#DUT /voerflow_cover FIFO Verilog SVA FIFO.sv(118) (\top#DUT /voerflow_cover FIFO Verilog SVA FIFO.sv(118))	259 Cc 424 Cc 228 Cc 1816 Cc 597 Cc 114 Cc	covered covered covered covered covered covered covered
Name Design Design Lang File(Line) Unit Unitrype //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) //top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(188) //top#DUT /underflow_cover FIFO Verilog SVA FIFO.sv(191) //top#DUT /wr_ptr_wraparound_cover FIFO Verilog SVA FIFO.sv(194)	404 Cc 181 Cc 259 Cc 424 Cc 228 Cc 1816 Cc 597 Cc 114 Cc 1816 Cc	covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) Unit UnitType //top#DUT /RST_check/rst_cover FIF0 Verilog SVA FIF0.sv(92) //top#DUT /Full_check/full_cover FIF0 Verilog SVA FIF0.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIF0 Verilog SVA FIF0.sv(104) //top#DUT /Empty_check/empty_cover FIF0 Verilog SVA FIF0.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIF0 Verilog SVA FIF0.sv(116) //top#DUT /wr_ack_cover FIF0 Verilog SVA FIF0.sv(185) //top#DUT /overflow_cover FIF0 Verilog SVA FIF0.sv(188) //top#DUT /underflow_cover FIF0 Verilog SVA FIF0.sv(191) //top#DUT /wr_ptr_wraparound_cover FIF0 Verilog SVA FIF0.sv(194) //top#DUT /rd_ptr_wraparound_cover FIF0 Verilog SVA FIF0.sv(197)	404 CC 181 CC 259 CC 424 CC 228 CC 1816 CC 597 CC 114 CC 1816 CC 890 CC	covered covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) (\top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) (\top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) (\top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) (\top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) (\top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) (\top#DUT /Wr_ack_cover FIFO Verilog SVA FIFO.sv(116) (\top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(188) (\top#DUT /underflow_cover FIFO Verilog SVA FIFO.sv(191) (\top#DUT /wr_aparound_cover FIFO Verilog SVA FIFO.sv(194) (\top#DUT /rd_ptr_wraparound_incr_cover FIFO Verilog SVA FIFO.sv(197) (\top#DUT /counter_wraparound_incr_cover FIFO Verilog SVA FIFO.sv(190)	404 CC 181 CC 259 CC 424 CC 228 CC 1816 CC 114 CC 1816 CC 890 CC 1246 CC	covered covered covered covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) (\top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) (\top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) (\top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) (\top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) (\top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) (\top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(116) (\top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(188) (\top#DUT /underflow_cover FIFO Verilog SVA FIFO.sv(191) (\top#DUT /wr_aparound_cover FIFO Verilog SVA FIFO.sv(194) (\top#DUT /rd_ptr_wraparound_cover FIFO Verilog SVA FIFO.sv(200) (\top#DUT /counter_wraparound_decr_cover FIFO Verilog SVA FIFO.sv(200)	259 Cc 424 Cc 228 Cc 1816 Cc 597 Cc 11816 Cc 890 Cc 820 Cc 320 Cc	covered covered covered covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) Unit Unitrype //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) //top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(116) //top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(188) //top#DUT /underflow_cover FIFO Verilog SVA FIFO.sv(191) //top#DUT /wr_ptr_wraparound_cover FIFO Verilog SVA FIFO.sv(194) //top#DUT /counter_wraparound_incr_cover FIFO Verilog SVA FIFO.sv(197) //top#DUT /counter_wraparound_decr_cover FIFO Verilog SVA FIFO.sv(200) //top#DUT /counter_wraparound_decr_cover FIFO Verilog SVA FIFO.sv(203) //top#DUT /wr_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(206)	259 Cc 424 Cc 228 Cc 1816 Cc 597 Cc 114 Cc 1816 Cc 320 Cc 320 Cc 3584 Cc 3584 Cc 3584 Cc 3584 Cc 3584 Cc 368 Cc 36	covered covered covered covered covered covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) Unit Unitrype //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) //top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(191) //top#DUT /wr_ptr_wraparound_cover FIFO Verilog SVA FIFO.sv(194) //top#DUT /rd_ptr_wraparound_incr_cover FIFO Verilog SVA FIFO.sv(197) //top#DUT /counter_wraparound_decr_cover FIFO Verilog SVA FIFO.sv(200) //top#DUT /wr_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(203) //top#DUT /rd_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(209)	404 Cd 181 Cd 259 Cd 424 Cd 228 Cd 1816 Cd 1816 Cd 890 Cd 1246 Cd 320 Cd 3584 Cd	covered covered covered covered covered covered covered covered covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) Unit Unitrype //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) //top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(191) //top#DUT /wr_ptr_wraparound_cover FIFO Verilog SVA FIFO.sv(194) //top#DUT /rd_ptr_wraparound_incr_cover FIFO Verilog SVA FIFO.sv(197) //top#DUT /counter_wraparound_decr_cover FIFO Verilog SVA FIFO.sv(200) //top#DUT /wr_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(203) //top#DUT /rd_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(209)	259 Cc 424 Cc 228 Cc 1816 Cc 597 Cc 114 Cc 1816 Cc 320 Cc 320 Cc 3584 Cc 3584 Cc 3584 Cc 3584 Cc 3584 Cc 368 Cc 36	covered covered covered covered covered covered covered covered covered covered covered covered covered covered covered covered
Name Design Design Lang File(Line) Unit Unitrype //top#DUT /RST_check/rst_cover FIFO Verilog SVA FIFO.sv(92) //top#DUT /Full_check/full_cover FIFO Verilog SVA FIFO.sv(98) //top#DUT /Almostfull_check/almostfull_cover FIFO Verilog SVA FIFO.sv(104) //top#DUT /Empty_check/empty_cover FIFO Verilog SVA FIFO.sv(110) //top#DUT /Almostempty_check/almostempty_cover FIFO Verilog SVA FIFO.sv(116) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /wr_ack_cover FIFO Verilog SVA FIFO.sv(185) //top#DUT /overflow_cover FIFO Verilog SVA FIFO.sv(191) //top#DUT /wr_ptr_wraparound_cover FIFO Verilog SVA FIFO.sv(194) //top#DUT /rd_ptr_wraparound_incr_cover FIFO Verilog SVA FIFO.sv(197) //top#DUT /counter_wraparound_decr_cover FIFO Verilog SVA FIFO.sv(200) //top#DUT /wr_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(203) //top#DUT /rd_ptr_thershold_cover FIFO Verilog SVA FIFO.sv(209)	404 Cd 181 Cd 259 Cd 424 Cd 228 Cd 1816 Cd 1816 Cd 890 Cd 1246 Cd 320 Cd 3584 Cd	covered covered covered covered covered covered covered covered covered covered covered covered covered covered covered covered

14) Functional Coverage:

