
# PART1:

### **Question 1:**

ID Vs VDS with different vgs .(DC SWEEP)




#### Nmos Model Used:

```
*-----*


* Part 1.1
.MODEL nmos_part1_1 NMOS [LEVEL-1 KP=183.67u VTO=0.4]
```

The Spice Error log Doesn't recommend using Level 1 Model With This length it may be not Accurate (due to Short Channel Effect),



# **Question 2:**

Added Early Effect (Ro Effect) you can See slope at the saturation region .



#### **Model Used:**

```
* Partl.2

* add a line here (same as Part 1.1 except for one more parameter)

* Don't forget to change the model name to nmos partl 2

MODEL nmos_partl_2 NMOS [LEVEL=1 KP=1.8367e-4 VTO=0.4 LAMBDA=0.1]
```

## **Question 3:**

# **Velocity Saturation Effect Added.**



#### **Model Used:**

## **Question 4:**

Vth must be -ve value (Pmos).

# **Cmos Invertor Dc Characteristics**



#### **Cmos Invertor Netlists**

```
CMOS inverter DC sweep

** Circuit Description **
* power supply
VUS 2 0 DC 1.8
**add a line here

* input
VIN 1 0 DC OV
* circuit

*add two lines here (NMOS and FMOS instantiation)
** Canos Invertor
M4 31 2 2 pmos part1 4 L=0.18u W=20u
M5 3 1 0 0 nmos_part1_1 L=0.18u W=10u

*add a line here include the model file
* Including Libs
.INC my_nmos.1ib
.INC my_pmos.1ib
** Analysis Requests **
.DC VIN 0 1.8 0.05


** Outputs Requests **
.PROBE
.END
```

## **Pmos Library:**

#### **Nmos Library:**

## Question 5:

## Transient Graph:



#### **Netlist:**

```
CMOS inverter tran analysis

* add a line here include the model file
.INC my_neos.lib
.INC my_neos.lib

** circuit Description **

VDD 2 0 DC 1.8V

* add a line here (pulse source)
Vtran 1 0 PULSE (0 1.8 0 5p 5p 50p 100p)
Vtran 1 0 PULSE (0 1.8 0 5p 5p 50p 100p)

** add two lineshere (RMOS and PMOS instantiation )
** add two lineshere (RMOS and PMOS instantiation )

** add two lineshere (RMOS and PMOS instantiation )

** add two lineshere (LMOS and PMOS instantiation )

** add two lineshere (LMOS and PMOS instantiation )

** add two lineshere (LMOS and PMOS instantiation )

** add two lineshere (LMOS and PMOS instantiation )

** add two lineshere (LMOS and PMOS instantiation )

** Analysis Requests **

** add a line here (use transient analysis for two periods)
.TRAN 5p 200c|

*Measuring Delay
.MEAS TRAN TRISE
.TRAN 5p 200c|

*Measuring Delay
.MEAS TRAN TRISE
.TRIG When v(3) = 0.9 CROSS = 1

.END
```

## **Delay Measurment:**

```
Circuit: CMOS inverter tran analysis

Instance "m5": Length shorter than recommended for a level 1 MOSFET.
Instance "m4": Length shorter than recommended for a level 1 MOSFET.
Instance "m4": Length shorter than recommended for a level 1 MOSFET.
Direct Newton iteration for .op point succeeded.
Heightened Def Con from 2.5s-012 to 2.50305e-012
Heightened Def Con from 5.75e-011 to 5.75004e-011
Heightened Def Con from 1.025e-010 to 1.02524e-010
Heightened Def Con from 1.575e-010 to 1.575e-010


trise=-4.59381e-013 FROM 2.96185e-012 TO 2.50247e-012

Date: Mon Aug 15 14:19:08 2022
Total elapsed time: 0.127 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 3348
tranpoints = 1257
accept = 1171
rejected = 90
matrix size = 5
fillins = 0
solver = Normal
Matrix Compiler1: 132 bytes object code size 0.1/0.1/[0.0]
Matrix Compiler2: 335 bytes object code size 0.1/0.1/[0.1]
```

## **Question 6:**

## **Transient Graph:**



## **Netlist:**

```
* add a line here include the model file
.INC my_mos.lib
.INC my_mos.lib
.INC my_mos.lib
.INC my_mos.lib
.INC my_mos.lib

** Circuit Description **

VDD 2 0 DC 1.8V

** add a line here (pulse source)
Vran 1 0 PULSS (0 1.8 0 5p 5p 50p 100p)
Vran 1 0 PULSS (0 1.8 0 5p 5p 50p 100p)

** add two lines here (NMOS and PMOS instantiation )

** (mos Invertor
**4 3 1 2 2 pmos_part1_4 L=0.18u W=20u
**5 3 1 0 0 mmos_part1_1 L=0.18u W=10u

*** Part 6

*** Cmos Invertor with Caps
M6 3 1 2 2 pmos_part1_6 L=0.18u W=20u PD=22u PS=22u AD=9p AS=9p
M7 3 1 0 0 mmos_part1_6 L=0.18u W=10u PD=10.9u PS=10.9u AD=4.5p AS=4.5p

*** Analysis Requests **
**add a line here (use transient analysis for two periods)
.TRAN 5p 200p

**Measuring Delay
.MEAS TRAN TRISE

+ TRIG when v(3) = 0.1 CROSS = 1
+ Targ when v(3) = 0.9 CROSS = 1
.END
```

## **Delay Measurment:**

```
Circuit: CMOS inverter tran analysis

Instance "m7": Length shorter than recommended for a level 1 MOSFET. Instance "m6": Length shorter than recommended for a level 1 MOSFET. Instance "m6": Length shorter than recommended for a level 1 MOSFET. Direct Newton iteration for .op point succeeded.

trise=-1.98619e-012 FROM 6.70334e-012 TO 4.71715e-012


Date: Mon Aug 15 14:22:00 2022
Total elapsed time: 0.049 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 2248
traniter = 2241
tranpoints = 1094
accept = 1081
rejected = 13
matrix size = 5
fillins = 0
solver = Normal
Matrix Compiler1: 150 bytes object code size 0.1/0.1/[0.0]

Bu W=20u
```

## PART2:


## Question 1:




Using Dc Sweep is much faster about 8.5x Faster Than using Parametric Sweeps.

# Question 2:

The files uses BSIM3v3 the Level Parameter Must be Set to Level 8 @Ltspice.



## Level 1 Model:



Bsim3v3 is more Accurate as it uses more Advanced Models, But Level 1 Uses The Square law which is valid only With Long Channel devices so it didn't give accurate results for our 180n L Device As Shown.

# Question 3:

```
SPICE Error Log: C:\Users\manwa\OneDrive\Desktop\Analog Tasks\Lab 3\Ntlists\nmos_tb.log

X Circuit: NMOS testbench

Ignoring BSIM parameter ACM
Ignoring BSIM parameter HDIF
Ignoring BSIM parameter XW
Ignoring BSIM parameter XW
Error on line 8: .model nch nmos ( acm = 3 hdif = 0.32e-6 level = 8 version = 3.3

* Unrecognized parameter "cjgate" -- ignored
Warning: Pd = 0 is less than W.
Warning: Pd = 0 is less than W.
.OP point found by inspection.
.step vgs=0
.step vgs=0.5
.step vgs=1.5
.step vgs=1.8

Date: Mon Aug 15 15:40:59 2022
```


ACM
Area Calculation Method it
Describe How to Calculate
the area of Drain , Source
Changing This will change in
The Area of the Device and
Capacitance.

HDIF	Length of highly Dopped
	Diffusion , will change The
	Capacitance of Source , Drain.
XL	Length for The Masking and
	Etching Process, It will
	Effect The Effective length of
	the Device.
XW	Width for The Masking and
	Etching Process, It will
	Effect The Effective Width of
	the Device.

This BSIM Parameters are not supported in Itspice, if it was supported the area modifications will effect the caps that effects the speed of the transistor, and effective width may Effect the current.

# Question 4:


# FO4 Graph:



#### FO4 Netlist:

# **Question 5:**

## Measuring Delay:



Delay/Lamda = 826.13E-6

Delay For 65nm Tech = 26.8492p