



Lab 7

1- plot the following design charts vs gm/ID for PMOS



2- plot the following design charts vs gm/ID for NMOS



3- Detailed design procedure and hand analysis.


3.1 Input pairs :

:: From GBW condition => $g_m = 314 \mu S$

:: Let $g_m/i_d = 16$ "gain related"

Then $I_d = 20 \mu A$:

:: Assuming $r_{o2} = r_{o4} \Rightarrow g_{m1,2} \cdot r_{o1,2} = 100$



- $L_{1,2} = 440 \text{ n}$
- $W_{1,2} = w/i_d \cdot i_d = 17.24 \mu$


Input Pairs	
W	17.24 μ
L	440 n
Gm	314 μS
ID	20 μA
Gm/id	16
Vdsat	98.6 mv
Vov	24 mv
V*	125.1 mv

3.2 CM load :

Condition : $g_{ds} < 3.14$

Let $g_{m/id} = 10 \Rightarrow 200$ Then :: $G_{m/gd} \geq 63.7$

Getting length ::




:: $L=350n$


Getting $g_{m/id}$ Valid Range ::

$V_{gs3.4} \geq v_{in,max} + V_{dsat1,2} - V_{GS1,2}$

:: Getting V_{GS} 1,2 and $V_{dsat1,2}$




$V_{dsat1,2}=98.6mV$



$V_{GS1,2}=725mV$

:: SO $V_{GS3.4} \geq 0.873V$


:: Getting gm/id range



:: G_m/i_d Must be smaller than 11.5

Taking $g_m/i_d = 11 \Rightarrow$ to be deeper into sat.

:: Getting W



:: $W = (w/i_d) * i_d = 13.8 \mu$

CM load	
W	13.8 μ
L	350 n
Gm	220 μ s
ID	20 μ A
G_m/i_d	11
Vdsat	161 mV
Vov	132 mV
V*	182 mV


3.3 Current Mirror

:: $I_d = 40 \mu A$

:: $AV_{cm} < 0.01 \rightarrow 1/2 g_{m3,4} \cdot r_{o5} < 0.01$

$r_{o5} < 227.3 k \Rightarrow g_{ds5} < 4.4 \mu S$:: let $g_m/i_d = 10$:: $I_d = 40 \mu A \Rightarrow g_m = 400 \mu S$

:: $g_m/g_{ds} > 91 \Rightarrow$ Getting L




:: $L = 470 n$

Getting real g_m/i_d Range ::


$V_{in\ min} - V_{gs1,2} - V_{dsat\ 5} \geq 0$

$V_{GS1,2} = 725\ mV$ and $V_{in,min} = 1V \rightarrow V_{DSAT5} \leq 275\ mV$



$G_m/i_d > 5.75 \rightarrow$ Take $g_m/i_d = 10$

:: Getting W5




:: W = 8.9 u

CM load	
W	8.9 u
L	470 n
Gm	400 us
ID	40 uA
Gm/id	10
Vdsat	201 mv
Vov	134 mv
V*	201 mv

M6 :

Same as M5 but width = w5 *1/4

4- Schematic of the OTA showing sizing of the transistors: **after tuning**



```
gbw = 1.002608e+07
BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m_x1.xm6,m0      m_x1.xm5,m0      m_x1.xm4,m0
model       nmos_3p3.8      nmos_3p3.8      pmos_3p3.12
gm          0.000100318      0.000389433      0.00021717
gmbs        3.50075e-05      0.000135275      8.4263e-05
gds          8.74141e-07      5.25056e-06      2.46721e-06
vds         0.838493         0.419962         0.893454
vdsat       0.170836         0.165833         0.156161
vgs         0.838499         0.838499         0.893456
vth         0.702339         0.709572         0.76832
id          1e-05            3.83581e-05      1.91791e-05
cgd         2.39224e-18      -5.01895e-18     -3.87522e-17
cdb         -3.17358e-16     -1.25786e-15     -1.96251e-15

BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m_x1.xm3,m0      m_x1.xm2,m0      m_x1.xm1,m0
model       pmos_3p3.12      nmos_3p3.12      nmos_3p3.12
gm          0.00021717       0.000321291      0.000321291
gmbs        8.4263e-05       8.35871e-05      8.35871e-05
gds          2.46721e-06      3.72088e-06      3.72088e-06
vds         0.893454         0.486567         0.486567
vdsat       0.156161         0.0932733        0.0932733
vgs         0.893456         0.830026         0.830026
vth         0.76832          0.821073         0.821073
id          1.91791e-05      1.91791e-05      1.91791e-05
cgd         3.87522e-17      2.52206e-17      2.52206e-17
cdb         -1.96251e-15        -1.12124e-15     -1.12124e-15

binary raw file "OTA_TB.raw"
nos Spice 1 -> [F]
```


• Is current (and gm) in the input pair exactly equal?

⇒ Yes

• What is DC voltage at VOUT? Why?



⇒ 0.94

⇒ At $V_{id} = 0$ V_{out} follows V_f mirror node
 $= V_{DD} - V_{GS3,4} = 0.9 \text{ V}$



5- Diff small signal ccs:


Plot diff gain (in dB) vs frequency.



```
meas ac f1 when vmag(avd)=5.00041e+01 f1=1e+01
f2 = 1.942043e+05
peak = 5.162645e+01
f2 = 1.942043e+05
gbw = 1.002608e+07
BSIM4v5: Berkeley Short Channel IGFET Model-4
```

- Compare simulation results with hand calculations in a table.

	Simulation	Hand analysis
A_{vd}	51.6	Gain = $g_{m1} \cdot (r_{o2} // r_{o4}) = 52$
GBW	10 Mhz	$G_{bw} = g_{m1} / c_{out} = 10.2 \text{ Mhz}$





- ⇒ $g_{m1} = 321 \text{ } \mu\text{S}$
- ⇒ $g_{m2} = 321 \text{ } \mu\text{S}$
- ⇒ $g_{ds2} = 3.72 \text{ } \mu\text{S}$
- ⇒ $g_{ds4} = 2.46 \text{ } \mu\text{S}$

- ⇒ Hand analysis are higher

6- CM small signal ccs:

- Plot CM gain in dB vs frequency.
- Compare simulation results with hand calculations in a table.



```
f2 = 1.942493e+05
peak = 9.337351e-03
f2 = 1.942493e+05
gbw = 1.813774e+03
```

	Simulation	Hand analysis
Avd	$9 \cdot 10^{-3}$	$1/(2g_{m3,4} \cdot 1/g_{ds5}) = 12 \cdot 10^{-3}$



⇒ $g_{m3,4} = 217 \mu S$

⇒ $g_{ds5} = 5.25 \mu S$

:: Hand analysis are higher

7- CMRR:.

- Plot CMRR in dB vs frequency at VICM at the middle of the CMIR.
- Compare simulation results with hand calculations in a table




	Simulation	Hand analysis
CMRR	5529 (74.8 db)	$gm_{1,2}(g_{ds2}+g_{ds4})^{-1} \cdot gm_{3,4}(1/g_{ds5})=5200$ (74.32 db)

::Hand analysis are smaller

8- large signal ccs:.


- Plot VOUT vs VID.
- From the plot, what is the value of Vout at VID = 0? Why?



:: Vout @ VID=0 follow $V_F = V_{DD} - V_{GS3,4} = 0.9\text{ v}$

4	W	13.85u
5	VGS	898.4m
6	VDS	600m

- Plot the derivative of VOUT vs VID. Compare the peak with A_{vd} .



9- (Optional) CM large signal ccs (GBW vs VICM):

- Use AC analysis (1Hz, 1 point only).
- Set VIDAC = 1 and VICMAC = 0.
- Use parametric sweep (not DC sweep) VICM = 0:10m:VDD.

10- PART 4: Closed-Loop OTA Simulation

Is the current (and g_m) in the input pair exactly equal? Why?

⇒ No, as V_{id} is not zero due to error, so there is some sort of steering

Calculate the mismatch in I_d and g_m .




```
No. of Data Rows : 1
BSIM4v5: Berkeley Short Channel IGFET Model-4
  device      m,x1,xm5,m0      m,x1,xm5,m0      m,x1,xm4,m0
  model       nmos_3p3.8      nmos_3p3.8      pmos_3p3.12
  gm          0.000100318     0.000374961     0.000211154
  gmbs       3.50075e-05     0.000130316     8.20081e-05
  gds        8.74141e-07     1.15746e-05     2.56163e-06
  vds         0.838493       0.264806       0.752517
  vdsat       0.170836       0.165643       0.154269
  vgs         0.838499       0.838499       0.891638
  vth         0.702339       0.709843       0.769038
  id          1e-05          3.72181e-05     1.84358e-05

BSIM4v5: Berkeley Short Channel IGFET Model-4
  device      m,x1,xm3,m0      m,x1,xm2,m0      m,x1,xm1,m0
  model       pmos_3p3.12     nmos_3p3.12     nmos_3p3.12
  gm          0.000214404     0.0003122       0.000316671
  gmbs       8.31828e-05     8.74413e-05     8.87246e-05
  gds        2.42776e-06     3.11209e-06     3.31346e-06
  vds         0.891636       0.78266        0.643541
  vdsat       0.154796       0.0903198      0.0912812
  vgs         0.891638       0.782661       0.785182
  vth         0.768329       0.778789       0.779307
  id          1.87823e-05     1.84358e-05     1.87823e-05

gm_mismatch = 4.471590e-06
id_mismatch = 3.465610e-07
binary raw file "OTA_TB.raw"
ngspice 1 -> █
```


11- (2) Loop Gain:

- Plot loop gain in dB and phase vs frequency. Show the results in the console.



- Compare DC gain and GBW with those obtained from open-loop simulation.
Comment.

```

bw           = 1.917852e+05
pm_deg       = -8.945972e+01
dominant_pole_f = 9.818358e+06
loop_gain    = 3.418592e+01
gbw = 9.819989e+06
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

```

	Open loop	Closed loop
Gain	34.25 db	34.1 db
GBW	10 meg	9.8 Mhz

Comment :: open loop gain is bigger as closed loop gain is $\frac{A_{ol}}{A_{ol}\beta + 1}$

- Show the operating point at VICM in the middle of the CMIR.

```

No. of Data Rows : 1
BSIM4v5: Berkeley Short Channel IGFET Model-4
  device      m.x1.xm6.m0      m.x1.xm5.m0      m.x1.xm4.m0
  model       nmos_3p3.8        nmos_3p3.8        pmos_3p3.12
  gm          0.000100272      0.000398574      0.000218495
  gmbs        3.49949e-05      0.000138468      8.5024e-05
  gds         8.70549e-07      5.70936e-06      3.127e-06
  vds         0.84498         0.406042         0.553223
  vdsat       0.170918        0.168887         0.16
  vgs         0.844986        0.844986         0.90004
  vth         0.70874         0.711686         0.769795
  id          1e-05           3.99966e-05      1.97373e-05

BSIM4v5: Berkeley Short Channel IGFET Model-4
  device      m.x1.xm3.m0      m.x1.xm2.m0      m.x1.xm1.m0
  model       pmos_3p3.12      nmos_3p3.12      nmos_3p3.12
  gm          0.000224477      0.000315833      0.00032153
  gmbs        8.71153e-05      8.51934e-05      8.67747e-05
  gds         2.57098e-06      2.75171e-06      3.33544e-06
  vds         0.900039        0.840718         0.493902
  vdsat       0.159856        0.0987629        0.100774
  vgs         0.90004         0.84072          0.843946
  vth         0.769988        0.821246         0.820662
  id          2.02593e-05      1.97373e-05      2.02593e-05

ngspice 1 ->

```

- Compare simulation results (DC gain and GBW) with hand calculations in a table.

	simulation	hand calculation
DC gain	34.1 db	$1 * gm_{1,2} / (g_{ds2} + g_{ds4})^{-1} = 52$
GBW	9.8 Mhz	$Gbw = gm_1 / c_{out} = 10.2 \text{ Mhz}$

- ⇒ $gm_1 = 321 \text{ us}$
- ⇒ $gm_2 = 315 \text{ us}$
- ⇒ $g_{ds2} = 2.75 \text{ us}$
- ⇒ $g_{ds4} = 3.12 \text{ us}$

::Hand analysis are Bigger