```
module SPI SLAVE(clk,rstn,MOSI,SS n,tx data,tx valid,MISO, rx valid,rx data);
parameter IDLE=3'b000;
parameter CHK CMD=3'b001;
parameter WRITE=3'b010;
parameter READ ADDR=3'b011;
parameter READ DATA=3'b100;
input clk;
input rstn;
input MOSI;
input SS_n;
input [7:0] tx_data;
input tx valid;
output reg MISO;
output reg rx valid;
output reg [9:0] rx data;
reg [2:0] CS ,NS;
reg flag_read_addr;
reg [3:0] i;
reg [3:0] j;
reg [3:0] k;
reg [3:0] l;
/*---<sup>---</sup>---*/
(*fsm encoding="gray"*)
always @(*) begin
case(CS)
IDLE: begin
          i=9;
          j=9;
          k=9;
         1=7;
          if(SS_n==0) begin
          NS=CHK CMD;
           end
      end
CHK CMD: begin
         if( MOSI==0)
                NS=WRITE;
         else if( MOSI==1 && flag read addr==0)
                NS=READ ADDR;
         else if( MOSI==1 )
                NS=READ DATA;
         else if(SS n==1)
                NS=IDLE;
         end
WRITE: begin
         if(SS_n==1) begin
          NS=IDLE;
          end
        end
```

```
READ_ADDR: begin
           if(SS n==1) begin
           NS=IDLE;
         end
READ_DATA: begin
          if(SS_n==1) begin
          NS=IDLE;
          end
         end
endcase
end
/*----<sup>*</sup>/
always@(posedge clk or negedge rstn) begin
   if(~rstn)
   CS=IDLE;
   else
   CS=NS;
end
  -----*/
always@(posedge clk) begin
   if(CS==WRITE ) begin
       rx_data[i]<=MOSI;</pre>
       i<=i-1;
             rx valid<=1;</pre>
     end
   else if(CS==READ_ADDR) begin
       rx_data[j]<=MOSI;</pre>
        j<=j-1;
            rx_valid<=1;
            flag_read_addr<=1;
       end
   else if(CS==READ_DATA) begin
        rx_data[k]<=MOSI;</pre>
        k<=k-1;
        rx_valid<=1;
   end
   else rx_valid=0;
end
   -----*/
always@(posedge clk) begin
  if(tx_valid==1) begin
           MISO<=tx_data[1];
            l=1-1;
             end
   else MISO=0;
end
endmodule
```

```
module RAM(clk,rstn,rx valid,tx valid,tx data,rx data);
parameter MEM DEPTH=<mark>256</mark>;
parameter MEM WIDTH=<mark>8</mark>;
input [9:0] rx data;
       clk,rstn,rx_valid;
input
output reg [MEM_WIDTH-1:0] tx_data;
output reg tx_valid;
reg [7:0] din;
reg [7:0] addr;
     [MEM WIDTH-1:0] RAM [MEM DEPTH-1:0];
reg
always @(posedge clk) begin
if(rx valid==1) begin
    if(rx data[9:8]==2'b00) begin
         addr<=rx_data[7:0];
    end
    else if(rx_data[9:8]==2'b01) begin
         din<=rx data[7:0];</pre>
    end
    else if(rx data[9:8]==2'b10) begin
          addr<=rx data[7:0];</pre>
    end
    else if(rx data[9:8]==2'b11) begin
          tx valid=1;
   end
end
end
//RAM BLOCK;
always@(posedge clk or negedge rstn) begin
    if(~rstn)
      tx data=0;
    else begin
                 if(rx valid==1)
                      RAM[addr]<=din;</pre>
                 else if(tx valid==1)
                      tx_data<=RAM[addr];</pre>
    end
end
endmodule
```

```
module SPI_INTERFACE(MOSI,SCK,SS_n,rstn,MISO);
input MOSI;
input SCK;
input SS_n;
input rstn;
output MISO;
wire [7:0] tx_data;
wire tx_valid;
wire rx valid;
wire [9:0] rx_data;
SPI_SLAVE #(3'b000,3'b001,3'b010,3'b011,3'b100)
SLAVE (SCK,rstn,MOSI,SS_n,tx_data,tx_valid,MISO,rx_valid,rx_data);
RAM
    #(256,8) RAM1(SCK,rstn,rx_valid,tx_valid,tx_data,rx_data);
endmodule
//XC7A35TICPG236-1L
```

```
module test bench();
reg MOSI;
wire MISO;
reg SS_n;
reg clk;
reg rstn;
integer i;
             instantiation
SPI_INTERFACE dut(MOSI,clk,SS_n,rstn,MISO);
/*______*/
initial begin
   clk=0;
forever
#1 clk=~clk;
end
initial begin
//$readmemh("mem.dat",RAM.RAM1);
rstn=0;
SS n=1;
@(negedge clk);
rstn=1;
SS n=0;
@(negedge clk);
MOSI=0;
@(negedge clk);
MOSI=0;
@(negedge clk);
for(i=0;i<8;i=i+1) begin
MOSI=$random;
@(negedge clk);
end
SS_n=1;
@(negedge clk);
SS n=0;
@(negedge clk);
MOSI = 0;
@(negedge clk);
MOSI=1;
@(negedge clk);
     for(i=0;i<8;i=i+1) begin
        MOSI=$random;
        @(negedge clk);
end
SS_n=1;
@(negedge clk);
SS_n=0;
```

```
@(negedge clk);
MOSI=1;
@(negedge clk);
MOSI=0;
@(negedge clk);
      for(i=0;i<8;i=i+1) begin
          MOSI=$random;
          @(negedge clk);
end
SS_n=1;
@(negedge clk);
/*
SS_n=0;
@(negedge clk);
MOSI=1;
@(negedge clk);
MOSI=1;
@(negedge clk);
     for(i=0;i<8;i=i+1) begin
           MOSI=$random;
           @(negedge clk);
end
SS_n=1;
@(negedge clk);
$stop;
end
endmodule
```











