



# **CND 101 Introduction to Digital Design**

Approximate ALU

**Date:** 19/12/2023

Made by

Mohamed Elsayed Abouelhamd Mohamed V23010295

Supervised by

Dr. Omar Eldash

# **Outlines:**

- I. Introduction
  - a. Approximate computing definition
  - b. Arithmetic Circuits in approximate computing
- II. Architecture and Analysis
  - a. Multiplier based on inaccurate 2x2 multiplier
  - b. Lower-Part-OR adder
  - c. Approximate ALU
  - d. Finite state machine correction for the ALU
- III. Simulation and testbench
- IV. Conclusion

# I. <u>Introduction:</u>

Approximate computing is a paradigm that aims to strike a balance between computational accuracy and resource efficiency. Traditional computing systems typically prioritize exactness and guarantee precise results. However, many applications, such as image and signal processing, machine learning, and multimedia, can tolerate a certain level of imprecision without significantly affecting the overall quality or usefulness of the output. This observation has led to the emergence of approximate computing as a promising approach to improve performance and energy efficiency in various domains.

# a. Definition of Approximate Computing:

Approximate computing is a computing methodology that allows for intentional imprecision in the execution of computations. Instead of insisting on exact results, approximate computing techniques leverage the inherent resilience of certain applications to inaccuracies and exploit the trade-off between accuracy and computational resources. By relaxing the requirement for precision, approximate computing can reduce the energy consumption, execution time, and hardware complexity of computations.

The key idea behind approximate computing is to exploit the fact that not all computations need to be performed with high precision. By introducing controlled errors or approximations into the computation, significant gains in performance and energy efficiency can be achieved. The extent of approximation can be controlled based on the specific application requirements and the acceptable level of error.

# b. Arithmetic Circuits in Approximate Computing:

Arithmetic circuits play a crucial role in approximate computing as they are responsible for executing numerical computations. These circuits are designed to perform operations such as addition, subtraction, multiplication, and division on binary numbers. In the context of approximate computing, the design of arithmetic circuits is optimized to introduce controlled errors while minimizing the impact on the overall quality of the output.

Various techniques are employed in approximate arithmetic circuit design. One common approach is to reduce the precision of the operands or intermediate results. This reduction in precision reduces the computational complexity, memory requirements, and power consumption of the arithmetic circuits. Another technique involves the use of approximate operators. These operators trade-off accuracy for improved efficiency.

## II. Architecture and Analysis

### a. Multiplier based on inaccurate 2x2 multiplier:

This multiplier is built by the idea of using multiple number of inaccurate 2x2 multiplier that is built in specific architecture.

The architecture of our 2x2 inaccurate multiplier is shown in figure (1). This multiplier is distinct from the other multiplier since the result of multiplication is only three bits in addition to smaller area and consequently less power than the ordinary multiplier. This is an example of how the sacrifice of accurate results can yield to smaller area in addition to smaller power.




Figure 1 Inaccurate 2x2 multiplier

To quantify the error parameters of the proposed architecture, the error cases must be known. As shown in table (1) the output of the multiplier is listed with the error highlighted. By representing the output of 3\*3 using three bits (111) instead of the usual four (1001), we can significantly reduce the complexity of the circuit.

Table 1 Multiplier output

$A_1A_0$		00	01	11	10
112 10	00	000	000	000	000
	01	000	001	011	010
	11	000	011	111	110
	10	000	010	110	100

The resulting circuit has an output that is correct for fifteen out of the sixteen possible inputs with a probability of  $\frac{1}{16}$  (assuming a uniform input distribution). The inaccurate version has close to half the area of the accurate version in addition to shorter and faster critical path and less interconnect.

Larger multipliers can easily be built using smaller multiplier blocks. We build multipliers of higher bit width by using the inaccurate 2x2 block to produce partial products and then adding the shifted versions of the partial products. Figure (2) shows how a single 4x4 multiplier is built out of four 2x2 blocks, where A<sub>H</sub>, X<sub>H</sub> and A<sub>L</sub>, X<sub>L</sub> are the upper and lower two bits of inputs A, X respectively. Such an approach can lead to sub-optimal results. But the simplicity of the inaccurate 2x2 building block means it does not suffer from this restriction. As a result, larger multiplier blocks can be built out of the 2x2 building block, and still perform better in terms of power and area as compared to accurate architectures. It is important to note that in the larger multipliers, we introduce inaccuracy via the partial products, the adders remain accurate.




Figure 2 Building larger multipliers

To introduce the error characteristic of the design, we will calculate two quantities error rate (ER) and mean relative error distance (MRED). ER is the probability of producing an incorrect result. MRED is the average value of all possible relative error distances (REDs) usually represented in logarithmic scale. RED is the ratio of the difference between the approximate and accurate result to the accurate result. A MATLAB code is used to calculate MRED and ER for the multiplier. As shown in figure (3) the error characteristics of the 4x4 multiplier.

#### > MATLAB code:

```
ER=0;
RED=[];
n=4;
samples=10^5;
i= randi([0,2^n-1],1,samples);
j= randi([0,2^n-1],1,samples);
    for l=1:1:samples
        a low= bitget(i(1),2:-1:1);
        b low= bitget(j(1),2:-1:1);
        a high= bitget(i(1),4:-1:3);
        b high= bitget(j(1),4:-1:3);
        par0= par_pro(a_low,b_low);
        par1= par_pro(a_high,b_low);
        par2= par pro(a low,b high);
        par3= par_pro(a_high,b_high);
        par0 num= bin2dec(par0);
        par1_num= bin2dec(strcat(par1,'00'));
        par2 num= bin2dec(strcat(par2, '00'));
        par3 num= bin2dec(strcat(par3,'0000'));
        mul tot= par0 num + par1 num + par2 num + par3 num;
        if mul tot \sim= i(1)*j(1)
            ER=ER+1;
            RED(ER) = abs(mul_tot - (i(1)*j(1)))/(i(1)*j(1));
        end
y=sprintf('The MRED is %d (log10)',log10(mean(RED)));
x=sprintf('The ER is %d',ER*100/samples);
z=sprintf('The accuracy is %d',100-(ER*100/samples));
disp(y); disp(x); disp(z);
function p= par pro(a,b)
    x1= a(1) & b(1);
    x2= a(2) \& b(1) | a(1) \& b(2);
    x3 = a(2) \& b(2);
    x=[x1 \ x2 \ x3];
    p=strrep(num2str(x),' ','');
end
```

```
The MRED is -8.668204e-01 (log10)
The ER is 1.896200e+01
The accuracy is 8.103800e+01
```

Figure 3 Error characteristics of multiplier

#### **➤** Verilog code:

```
1 □module mul 4x4 apprx(
   output [7:0] P,
 3
   input [3:0] A,B
 4
   );
 5
   wire [2:0] p0,p1,p2,p3;
   wire c1,c2,c3,c4,c5,c6;
 7
   wire s1,s2,s3,s4,s5,s6;
9 ⊟mul 2x2 apprx m0(
10
                 .A(A[1:0]),
11
                 .B(B[1:0]),
12
                 .P(p0)
   L);
13
14 ⊟mul 2x2 apprx m1(
15
                 .A(A[3:2]),
16
                 .B(B[1:0]),
17
                 .P(p1)
18
   );
19 ⊟mul 2x2 apprx m2(
20
                 .A(A[1:0]),
21
                 .B(B[3:2]),
22
                 .P(p2)
23
   );
24 ⊟mul 2x2 apprx m3(
25
                 .A(A[3:2]),
26
                 .B(B[3:2]),
27
                 .P(p3)
28
   );
29
30
   assign P[0]=p0[0];
31
   assign P[1]=p0[1];
32
33
   fulladder fa1(p0[2],p1[0],p2[0],s1,c1);
34
   assign P[2]=s1;
35
   fulladder fa2(c1,p1[1],p2[1],s2,c2);
36
37
   assign P[3]=s2;
38
39
   fulladder fa3(p1[2],p2[2],p3[0],s3,c3);
40
   halfadder hal(c2, s3, s4, c4);
   assign P[4]=s4;
41
42
43
   fulladder fa4(c3,c4,p3[1],s5,c5);
44
   assign P[5]=s5;
45
46
   halfadder ha2(p3[2], c5, s6, c6);
47
   assign P[6]=s6;
   assign P[7]=c6;
48
49
50
   endmodule
```

Figure 4 Verilog code of 4x4 approximate multiplier

#### > The schematic:




Figure 5 The schematic of 4x4 approximate multiplier

As shown in figure (4,5) the methodology of designing 4x4 approximate multiplier is by using the 2x2 building block to generate the partial product, then using a sequence of half adders and full adders to generate the sum of partial products depending on the required shift for each one. The result of this addition is the multiplication of two 4-bit numbers but with an approximate result.

Table 2 Comparison between resources usages

Exact 4x4 multiplier	Approximate 4x4 multiplier	
31 logic elements	23 logic elements	

To validate the reduction of area of a multiplier, a comparison was made between our design of approximate multiplier and an exact multiplier. This comparison was done and simulated on cyclone III FPGA [EP3C120F780C7]. As shown in table (2) the resources usage of our approximate multiplier is less than the exact multiplier. Therefore, our goal is reached which is reducing the accuracy to reduce the area.

### b. Lower-Part-OR adder (LOA):

In a traditional binary adder, the addition of two binary numbers is performed by a series of full adders. However, in LOA, the lower part of the adder uses OR gates instead of full adders to calculate the sum. This approach can be more area-efficient compared to using full adders for all stages. LOA consists of two parts as shown in figure (6) the first part of the adder deals with least significant bits (LSBs) and the second part deals with the most significant bits (MSBs). The first part is constructed from OR gates to calculate the sum and an AND gate at the last bit to generate the carry for the second part. The second part is a precise ripple carry adder that takes the carry from the previous two bits.




Figure 6 Lower-part-OR adder

Now, we want to quantify the errors of this adder. This adder replaces XOR gates with OR gates at the LSBs. Therefore, the error appears when the input bits for the OR gate are both ones only. Thus, each OR gate has an error of  $\frac{1}{4}$  and consequently the total error of the LOA is dependent on number of OR gates (n-k). Using this information, we can deduce the ER.  $ER = 1 - (1 - \frac{1}{4})^{n-k}$ .

A MATLAB code is used to calculate MRED and ER for the LOA. As shown in figure (7) the error characteristics of the 2-LOA, where 2 is the number of OR gates.

#### > MATLAB code:

```
ER=0;
RED=[];
n=16;
m=2;
samples=10^5;
i= randi([0,2^n-1],1,samples);
j= randi([0,2^n-1],1,samples);
lsb zeros= repmat('0', 1, m);
    for l=1:1:samples
        a= dec2bin(i(1),n);
        b= dec2bin(j(1),n);
        a_low= bitget(i(l),m:-1:1);
        b low= bitget(j(l),m:-1:1);
        a high= a(1:n-m);
        b_high= b(1:n-m);
        a_num= bin2dec(strcat(a_high,lsb_zeros));
        b_num= bin2dec(strcat(b_high,lsb_zeros));
        s_low= bitor(a_low,b_low);
        carry in =(2^m)*double((a low(1)&b low(1)));
        s low num= bin2dec((strrep(num2str(s low), ' ', '')));
        s_high_num = a_num +b_num;
        s_tot= s_high_num + s_low_num + carry_in;
        if s_tot ~= i(1)+j(1)
            ER=ER+1;
            RED(ER) = abs(s_{tot} - (i(1) + j(1))) / (i(1) + j(1));
        end
    end
y=sprintf('The MRED is %d (log10)',log10(mean(RED)));
x=sprintf('The ER is %d',ER*100/samples);
z=sprintf('The accuracy is %d',100-(ER*100/samples));
disp(y); disp(x); disp(z);
```

```
The MRED is -4.522252e+00 (log10)
The ER is 4.381200e+01
The accuracy is 5.618800e+01
```

Figure 7 Error characteristics of 2-LOA

# ➤ Verilog code:

```
1 ⊓module LOA(
    output [15:0] sum,
 3
    output c out,
 4
    input [15:0] a,b
 5
    );
 6
 7
    wire MSB cin;
 8
 9
    assign sum[0] = a[0] | b[0];
10
    assign sum[1] = a[1] | b[1];
11
    assign MSBs cin= a[1]&b[1];
12
13
14 \text{ } \text{ } \text{rca n } \text{ } \text{ } \text{(.n(14))} \text{ MSB adder (}
15
                                       .x(a[15:2]),
16
                                       .y(b[15:2]),
17
                                       .c in (MSBs cin),
18
                                       .s(sum[15:2]),
19
                                       .c out(c out));
20
21
   endmodule
```

Figure 8 Verilog code of 2-LOA

#### > The schematic:




Figure 9 The schematic of 2-LOA

As shown in figure (8,9) the 2 LSBs are applied to OR gates rather than full adders and the rest of bits are applied to an ordinary ripple carry adder. Its first input carry is generated from the previous 2 bits by an AND gate.

Table 3 Comparison between resources usages

Exact ripple carry adder	2-LOA	
32 logic elements	30 logic elements	

To validate the area reduction of an adder, a comparison was made between 16-bits approximate LOA and a 16-bits exact ripple carry adder. This comparison was done and simulated on cyclone III FPGA [EP3C120F780C7]. As shown in table (3) the resources usage of our approximate 2-LOA is less than the exact ripple carry adder. Therefore, our goal is reached which is reducing the accuracy to reduce the area.

We noticed that the reduction is not as big as the multiplier, this is because of the required accuracy of the adder. Increasing the number of OR gates will reduce accuracy exponentially. We can increase the accuracy of the adder by using XOR gates rather than OR gates, this will make the accuracy increase to 75% and uses the same number of logic elements (LUTs).

On the other hand, LOA has a great advantage which is the error distance between the numbers is not big. The result is almost the same. This is very predictable because errors always happen in the LSBs.

# c. Approximate ALU:

An ALU (Arithmetic Logic Unit) is a digital circuit within a computer processor that performs arithmetic and logical operations on binary data such as addition, multiplication, logical AND, OR, XOR, and more.

On the other hand, an Approximate ALU is a variation of the traditional ALU that is designed to provide approximate results rather than exact results aiming to trade off accuracy for benefits such as improved performance, reduced power consumption, or lower hardware complexity. Approximate ALUs can achieve performance improvements or energy savings compared to traditional ALUs, particularly in scenarios where exact precision is not critical.

The main difference between an ALU and an Approximate ALU lies in the way they handle computations and the level of accuracy they provide. While a traditional ALU is designed to deliver precise and deterministic results, an Approximate ALU uses different techniques to introduce controlled errors in the calculations. These errors are usually within acceptable bounds and can be compensated or corrected through error mitigation techniques.

Our proposed architecture for approximate ALU is as follows, using the predesigned approximate multiplier and approximate adder as an arithmetic unit of the ALU in addition to logical and shift operation.

Table 4 Opcode	of Approximate	ALU
----------------	----------------	-----

000	A + B
001	A [3:0] * B [3:0]
010	A & B
011	A   B
100	A ^ B
101	~A
110	A << B [3:0]
111	A >> B [3:0]

As shown in table (4), there are 8 operations that can be performed by our ALU. In general, the ALU takes two inputs, A and B, 16-bits each and a 3-bit selector. The first two operations are using the predesigned approximate adder and approximate multiplier and gives an approximate result. Since our multiplier is only 4-bits, we designed the ALU to take the 4 least significant bits of each operand. Also, Regarding the shift's operations, we designed the ALU to use only the 4 least significant bits of B to shift A either right or left depending on the selector.

#### ➤ Verilog code:

```
1 □module approximate ALU(
   output reg [16:0]y,
3
   input [15:0]a,b,
  input [2:0]sel
  ·);
6 wire [7:0] mul out;
7 wire [15:0]loa out;
8 wire c out;
9 mul 4x4 apprx m1(
10
              .P(mul out),
11
              .A(a[3:0]),
12
              .B(b[3:0])
13 );
14
15 ⊟LOA m2(
16
              .sum(loa out),
17
              .c out(c out),
18
              .a(a),
19
              .b(b)
20 );
21
22 always@*
      begin
24 ⊟
          case(sel)
25
             3'b000: y={c out,loa out};
26
             3'b001: y=\{9'b000\ 0000, mul\ out\};
27
             3'b010: y=\{1'b0,a \& b\};
28
             3'b011: y=\{1'b0, a \mid b\};
29
             3'b100: y=\{1'b0, a ^ b\};
             3'b101: y=\{1'b0, \sim a\};
30
31
             3'b110: y=\{1'b0, a << b[3:0]\};
32
             3'b111: y=\{1'b0,a >> b[3:0]\};
33
          endcase
34
       end
35
36 endmodule
```

Figure 10 Verilog code of approximate ALU

# > The schematic:




Table 5 Area and Power of Approximate ALU

Resources usage	Thermal Power Dissipation	
256 logic elements	120.26 mW	

After designing the approximate ALU, its features must be determined. The most important features are the resources usage from the FPGA, the thermal power dissipation, and the propagation delay.

In table (5), two of these features are determined on cyclone III FPGA [EP3C120F780C7]. As seen, the used resources are only combinational as there are not any type of sequential logic or flip-flops.

Moreover, thermal power dissipation is generated from Core Static Thermal Power Dissipation and I/O Thermal Power Dissipation with values of 99.07 mW and 21.19 mW respectively. There is no dynamic thermal power dissipation because the module is pure combinational.

The propagation delay here is not important as the module is not included in a sequential environment or another sequential module. There are a lot of propagation delays values since we have three inputs with 35 input bins. Each input bin has its propagation delay value.

# d. Finite state machine correction for the ALU:

The second goal for us is to correct the errors of the approximate adder and approximate multiplier since their errors are known and determined. One method or technique for that correction is to put the approximate ALU in a finite state machine (FSM). The objective of this method is to use the rest of ALU operations to correct the errors through multiple clock cycles. This method will decrease the error of the ALU, but this decrease will affect the time to complete either the addition or subtraction. The designed FSM for this approximate ALU corrects only some cases not all, since the rest of error cases will take many clock cycles to be corrected and consequently introduce a lot of delay to the system. After using this FSM, the ER of approximate adders becomes 6.25% and the ER of approximate multiplier becomes 6.25% also.

The error in the adder happens when the inputs to the first OR gate are (1,1) and, at the same time, the inputs to the second OR gate are (0,0). On the other hand, the error in the multiplier happens when the addition uses a number that has bits in the first two positions because we use the approximate adder to correct the multiplication.

*Table 6 The area of FSM* 

Total combinational functions	Dedicated logic registers
334	62

*Table 7 The power dissipated.* 

Dynamic Power Dissipation	I/O Power Dissipation	Static Power Dissipation	
9.38 mW	28.40 mW	99.11 mW	
Total Thermal Power Dissipation = 136.88 mW			

Table 8 The maximum frequency

Frequency	Period	
127.23 MHz	7.860 ns	

As seen in table (6,7,8), the three main parameters and features of any digital design are obtained: the area, the power, and the delay. This information was got and simulated on cyclone III FPGA [EP3C120F780C7].

### ➤ Verilog code:

```
1 ⊟module ALU correct(
  output reg [16:0] y,
   input [15:0] a,b,
4 input [2:0]sel,
5 input rst n,clk
6 );
7 wire [16:0]y int;
8 reg [16:0] y buf;
9 reg [15:0]a_int,b_int;
10 reg [15:0]a buf,b buf;
11 reg [2:0] se\overline{1} int;
12 reg [2:0] sel buf;
14 localparam S0=4'b0000,
15
               S1=4'b0001,
16
               S2=4'b0010,
17
               S3=4'b0011,
               S4=4'b0100,
18
19
               S5=4'b0101,
20
               S6=4'b0110,
21
               S7=4'b0111,
22
               S8=4'b1000,
23
               S9=4'b1001,
               S10=4'b1010;
25 reg [3:0] state next, state reg;
27 wire er_al,er_ah,er_bl,er_bh;
  assign er_al= a_buf[0] & a_buf[1];
30 assign er_ah= a_buf[2] & a_buf[3];
31 assign er_bl= b_buf[0] & b_buf[1];
32 assign er_bh= b_buf[2] & b_buf[3];
33 assign er add0= a buf[0]&b buf[0];
  assign er add1= a buf[1]&b buf[1];
35
36 ⊡approximate_ALU alu(
37
                     .y(y_{int}),
38
                     .a(a int),
39
                     .b(b int),
40
                     .sel(sel int)
41
                    );
42 always@(posedge clk,negedge rst_n)
43 ⊟
      begin
44 ⊟
          if(~rst_n)begin
45
             state reg<=S0;
46
             a buf<=0;
47
             b buf<=0;
48
             sel buf<=0;
49
             y buf<=0;
50
             end
```

```
51 ⊟
          else begin
52
             state reg<=state next;
53
             a buf<=a;
54
             b buf<=b;
55
             y buf<=y int;
56
             sel buf<=sel;
57
             end
58
       end
59
60 always@*
61 ⊟
       begin
62 ⊟
          case(state reg)
63 ⊟
             S0: begin
64
                    a int=a buf;
65
                    b int=b buf;
66
                    sel int=sel buf;
67
                    y=y buf;
68 ⊟
                    if(sel buf==3'b000)begin
69 □
                       case({er add0,er add1})
70
                           2'b00: state next=S0;
71
                           2'b01: state next=S1;
72
                           2'b10: state_next=S2;
73
                           2'b11: state next=S4;
74
                       endcase
75
                       end
76
                    else if(sel buf==3'b001)
77 <sub>=</sub>
                       case({er ah,er al,er bh,er bl})
78
                           4'b0101: state next=S5;
79
                           4'b0110,4'b1001: state next=S6;
80
                           4'b0111,4'b1101: state next=S7;
81
                           4'b1010: state next=S8;
82
                           4'b1011,4'b1110: state next=S9;
83
                           4'b1111: state next=S10;
84
                           default: state next=S0;
85
                       endcase
86
                    else
87
                    state next=S0;
88
             end
89 □
             S1: begin
90
                 a_int=y_buf;
91
                 b int=16'd2;
92
                 sel int=3'b100;
93
                 y=0;
94
                 state next=S0;
95
             end
             S2: begin
96 ⊟
97
                 a_int=y buf;
98
                 b int=16'd2;
99
                 sel int=3'b000;
00
                 y=0;
```

```
01
                  state next=S3;
02
              end
03 🖹
              S3: begin
04
                  a_int=y_buf;
05
                 b int=16'd3;
06
                  sel int=3'b100;
07
                  y=0;
80
                  state next=S0;
09
              end
10
              S4: begin
11
                 a_int=y_buf;
                 b^{-}int=1\overline{6}'d1;
12
13
                 sel int=3'b100;
14
                  y=0;
15
                  state_next=S0;
16
              end
              S5: begin
17 B
18
                  a_int=y_buf;
19
                 b int=16'd2;
20
                  sel int=3'b000;
21
                 y=0;
22
                  state next=S0;
23
              end
24 =
              S6: begin
25
                  a_int=y_buf;
                 b_{int=16'd8;
26
                  sel_int=3'b000;
27
28
                  y=0;
29
                  state_next=S0;
30
              end
31 □
              S7: begin
32
                  a_int=y_buf;
33
                 b int=16'd10;
                  sel_int=3'b000;
34
35
                  y=0;
36
                  state next=S0;
37
              end
38 ⊟
              S8: begin
39
                  a_int=y_buf;
40
                 b int=16'd32;
                  sel_int=3'b000;
41
                  y=0;
42
43
                  state_next=S0;
44
              end
45 ⊨
              S9: begin
46
                  a_int=y_buf;
47
                 b int=16'd40;
48
                  sel int=3'b000;
49
                  y=0;
50
                  state next=S0;
51
              end
52 ⊨
             S10: begin
                 a_int=y_buf;
b_int=16'd50;
53
54
                 sel_int=3'b000;
55
56
                 y=0;
57
                 state_next=S0;
58
             end
59
             default: state_next=3'bxxx;
60
          endcase
61
       end
62
63 endmodule
```

# > The schematic:




Figure 12 FSM Schematic

# III. Simulation and testbench:

After designing the circuit, a testbench must be applied to it to ensure that the circuit works properly.

# ➤ Verilog code:

```
timescale lns/100ps
 2 module ALU_correct_tb();
 3 wire [16:0] y;
 4 reg [15:0] a,b;
 5 reg [2:0]sel;
 6 reg rst n,clk;
 8 mALU correct m1(
 9
                 .y(y),
10
                  .a(a),
11
                 .b(b),
12
                 .sel(sel),
13
                  .rst n(rst n),
14
                 .clk(clk)
15
   ່) ;
16 localparam T=100;
17 always
18 ⊟
       begin
19
          clk=1'b0;
20
           \#(T/2);
21
          clk=1'b1;
22
           \#(T/2);
23
       end
24 ⊡initial begin
25
       rst n=1'b0;
26
27
       a = 16'd50;
       b = 16'd27;
28
       sel= 3'b011;
29
       # 50
30
       rst n=1'b1;
       a = 16'd49;
31
32
       b = 16'd13;
33
       sel= 3'b011;
34
       #100
35
       a = 16'd30;
36
       b= 16'd111;
37
       sel= 3'b010;
38
       #100
39
       a = 16'd89;
40
       b = 16'd11;
41
       sel= 3'b100;
42
       #100
43
       a= 16'd38;
44
       b = 16'd9;
45
       sel= 3'b101;
46
       #100
47
       a = 16'd62;
48
       b = 16'd3;
49
       sel= 3'b110;
50
       #100
```

```
51
       a = 16'd42;
52
       b = 16'd10;
53
       sel= 3'b111;
        #100
54
55
       a = 16'd50;
56
       b = 16'd14;
57
       sel= 3'b000;
58
       #200
59
       a = 16'd13;
60
       b = 16'd7;
61
       sel= 3'b001;
62
        #200
63
       $stop;
64
    end
    endmodule
```




Figure 13 The output waveform of textbench

As seen in figure (13), the 8 operations are tested, and the output is illustrated above. As a result, the circuit works properly.

## IV. Conclusion

In conclusion, an approximate Arithmetic Logic Unit (ALU) and Approximate Computing offer promising solutions in improving the efficiency and performance of computing systems while tolerating a certain degree of error or imprecision. By relaxing the requirement for exact precision, approximate ALUs and Approximate Computing techniques enable significant reductions in power consumption, area utilization, and computational time, making them particularly suitable for applications where a small loss in accuracy can be tolerated.

Approximate Computing, on the other hand, extends beyond the ALU and encompasses a broader approach to designing computing systems that embrace imprecision. It involves employing approximation techniques at various levels, including circuit design, architecture, and system-level optimization. This approach allows for tailoring the degree of approximation to match the requirements of specific applications, thereby achieving a trade-off between accuracy and resource utilization.

The benefits of approximate ALUs and Approximate Computing are manifold. Firstly, they offer significant energy savings by reducing the number of operations performed or relaxing the precision requirements. This energy efficiency is particularly valuable in battery-constrained devices and large-scale data centers that consume vast amounts of power. Secondly, approximate computing techniques can lead to smaller and more compact designs, enabling higher integration densities and reduced manufacturing costs. Lastly, these approaches often result in faster computations as the relaxed precision allows for the use of simplified and faster arithmetic circuits.

However, it is important to note that the adoption of approximate ALUs and Approximate Computing is highly dependent on the specific application and the tolerance for errors. While these techniques excel in domains where a small loss in accuracy is acceptable, they may not be suitable for applications that require exact results, such as safety-critical systems or financial computations. Additionally, careful consideration must be given to the design and evaluation of approximation techniques to ensure that the introduced errors do not compromise the overall system functionality or introduce unexpected side effects.

In summary, approximate ALUs and Approximate Computing offer a viable approach to improve the efficiency and performance of computing systems by trading off accuracy for gains in energy consumption, area utilization, and computational speed. These techniques provide flexible solutions that can be tailored to meet the specific requirements of various applications, opening up new possibilities for energy-efficient computing in a wide range of domains.

# I. References

- 1- Kulkarni, P., Gupta, P., & Ercegovac, M. (2011). Trading accuracy for power with an underdesigned multiplier architecture. 2011 24<sup>th</sup> Internatioal Conference on VLSI Design. <a href="https://doi.org/10.1109/vlsid.2011.51">https://doi.org/10.1109/vlsid.2011.51</a>
- 2- Jiang, H., Han, J., & Lombardi, F. (2015). A comparative review and evaluation of approximate adders. Proceedings of the 25th Edition on Great Lakes Symposium on VLSI. https://doi.org/10.1145/2742060.2743760