

VHDL Intermediate

Tarek Eldeeb, Valeo Expert

Prerequisites

Knowledge

- Basic VHDL Syntax knowledge
- Basic FPGA Technology knowledge
 - Udemy Training


Installed Tools

• Xilinx tools (ISE/XPS 14.7) should be preinstalled with debugger drivers.

Xilinx development kit with Spartan FPGA

ISE/XPS Download

SDSoc: Xilinx Tutorials - Demo Video



April 2020 | VHDL ||

Training Outline

Day #1


- Revision: VHDL I
- Pipelining
- Static Timing Analysis
- Exercise

Day #3: Practical Workshop

- Analyse Current Design
- Redesign for expandability

Day #2

- FPGA Advanced:
 - IO banks and Clocks
 - Special blocks
- AXI Bus: Specs and Applications
- Exercise





Revision


Rule #1: We are describing a HW circuit!

When you are describing hardware in VHDL, you are only describing the behaviour. The actual circuit will be synthesized (by the tools, eg. Xilinx ISE) to gates. The FPGA then implements the gates. The FPGA does NOT execute the VHDL code directly!!






Revision




valeo


April 2020 | VHDL ||

Revision





Revision



April 2020 | VHDL ||

out



Revision

library IEEE;

use IEEE.std_logic_1164.all;

```
A
B
carry_
                                                  entity half_adder is
                                                                                                                carry_sum
  entity FULLADD is
                                            Example of positional association
                                                   port (
  port ( A, B, carry_in
                            : in std logic;
         sum, carry_out
                            : out std_logic );
                                                               : in STD_LOGIC;
                                                                                                                   0
1
                                                                                                        0 0
                                                                                                                0
  end FULLADD:
                                                     В
                                                              : in STD LOGIC;
                                                                                                      0 0 1
                                                                                                                0
                                                    __carry_out : out STD_LOGIC;
  architecture STRUCT of FULLADD is
                                                                                                        1 0
1 1
0 0
                                                              : out STD_LOGIC );
                                                                                                                0
                                                    sum
  signal s1, s2, s3 : std_logic;
                                                                                                                   0
                                                                                                      0
                                                                                                                1
                                                  end half_adder;
  begin
                                                                                                                   1
     u1: entity work.half_adder
                                                  architecture half adder behavior of half adder is
                                                                                                      1
                                                                                                        0 1
                                                                                                                   0
                                                                                                                1
               port map(A, B, s2, s1);
                                                                                                        1 0
                                                                                                      1
                                                                                                                   0
                                                                                                                1
     u2: entity work.half_adder
                                                               <= A xor B;
                                                                                                      1 1
               port map(s1, carry_in, s3, sum);
                                                     carry_out <= A and B;
     carry_out <= s2 or s3;
                                                  end half adder behavior;
  end STRUCT;
                                                                                       FULLADD
                                              u1
                 [Ă]
                                                           → [carry_out]
                               half adder
                                                           ▶[sum]
                 [B]-
carry_in
                                                                                                               carry_out
                                                                                  carry out <=
                         s1
                                                                    s3
                                                                                    > s2 or s3:
                                             u2
                                                        half_adder
                                                                                                                sum
                                                           →[sum]-
```

library IEEE;

use IEEE.std_logic_1164.all;


TIPs: Packages/Types

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_textio.all; use IEEE.std_logic_arith.all; use IEEE.numeric_bit.all; use IEEE.numeric_std.all; use IEEE.std_logic_signed.all; use IEEE.std_logic_unsigned.all; use IEEE.math_real.all; use IEEE.math_complex.all;

What to use?

library ieee;

```
use ieee.std_logic_1164.all; -- UX01ZWLH use ieee.numeric_std.all; -- un/signed use ieee.std_logic_arith.all; -- bad, old!
```



April 2020 I VHDL II



TIPs: Attributes

- signal'event
- signal'left/right
- signal'low/high
- signal'length
- signal'range
- signal'reverse range



This code is NOT accepted: VHDL is hard-typed

```
b(0 \text{ to } 7) \leftarrow a(7 \text{ downto } 0)
```

```
Sol#1
function reverse_any_vector (a: in std_logic_vector)
return std_logic_vector is
  variable result: std_logic_vector(a'RANGE);
  alias aa: std_logic_vector(a'REVERSE_RANGE) is a;
    for i in aa'RANGE loop
      result(i) := aa(i);
    end loop;
    return result;
end; -- function reverse_any_vector
So1#2
signal a : std_logic_vector(0 to 7);
signal b : std_logic_vector(7 downto 0);
for i in a'range generate
 b(i) \leftarrow a(i)
end generate;
```



Processes should be broken till each has a **SINGLE** type:

- Pure Combinational
- 2. Pure Sequential
- 3. Sequential with async reset





TIPs: Process

1- Pure Combinational

- Rule 1: Every input (that can affect the output(s)) must be in the sensitivity list.
- Rule 2: Every output must be assigned a value for every possible combination of the inputs

```
process (A, B)
begin
if (SEL = '0') then
Y <= A;
else
Y <= B;
end if;
end process;
```


```
process (SEL, A, B)
begin
if (SEL = '0') then
Y <= A;
end if;
end process;
```



TIPs: Process

2- Pure Sequential

- Rule 1: Only the clock should be in the sensitivity list
- Rule 2: Only signals that change on the same edge of the same clock should be part of the same process



Valeo

TIPs: Process

3- Sequential with async reset

```
process (CLK, RESET)

begin

if (RESET = '1') then

Z <= '0';

elsif (CLK'event and CLK='1') then

Z <= A and B;

end if;

end process;

A

B

D

Q

CLK

RESET
```



Quiz Time :-)

```
entity TestCombProc is
port ( clk : in std logic;
      BTND : in std logic;
      led : out std logic vector(1 downto 0) := (others=> '0') );
end TestCombProc;
architecture Behavioral of TestCombProc is
      Signal B : std_logic := '1';
      Signal A : std logic := '0';
begin
test assign: process(clk)
      begin
      if rising_edge(clk) then
            if BTND = '1' then led <= A & B;
            else
                   if B = '1' then
                         A <= B;
                         B <= A;
                         led(1) \ll A;
                         led(0) \le B;
                   end if:
            end if;
      end if;
end process test assign;
end Behavioral;
                                                                                               vaieo
                                                                         April 2020 | VHDL ||
```

Quiz: Answered

