
FPGA Contents

1- Programmable Logic (+Routing)




<u>Valeo</u>

April 2020 I VHDL II

FPGA Contents


2- DSP Blocks





FPGA Contents: Exercise

- Open your last project using Xilinx ISE
- PAR > View/Edit Routed Design (FPGA Editor)
- Identify:
 - a. IOB of any pin
 - b. Trace its route till its register
 - c. Double click to view CLBs





710111 2020 1 11152


FPGA Contents


3-IO Pads

- Single-Ended / Differential
- 2. Drive strength (Fan-out)
- 3. Slew rate
- 4. On-chip termination

Xilinx Primitives [Single Ended]

- 1. IBUF (input buffer)
- 2. IBUFG (clock input buffer)
- 3. OBUF (output buffer)
- 4 OBUFT (3-state output buffer)
- 5. IOBUF (input/output buffer)








FPGA Contents

Many useful Blocks/Cells ..



ODDR2 with DDR_ALIGNMENT = NONE

April 2020 | VHDL ||



FPGA Contents

- Low static and dynamic power (clock gating?)
- Multi-voltage, multi-standard IOs
- High-speed MGT serial transceivers
- Integrated Endpoint (PCIe)
- Integrated Memory Controllers
- Block RAM
- Clock Management
- Design Security





Lab #2

- Write a VHDL module to generate 2x and 0.5x of a given clock using PLL_BASE (xilinx primitive)
- Constrain the resulting clocks to IO pins, reimplement

```
pll base inst : PLL BASE
generic map (
  BANDWIDTH => "OPTIMIZED",
  CLK FEEDBACK => "CLKFBOUT",
  COMPENSATION => "SYSTEM SYNCHRONOUS",
  DIVCLK DIVIDE => a,
  CLKFBOUT MULT => b,
                                       CLKFBOUT =>,
  CLKFBOUT PHASE => 0.000,
                                       CLKOUTO =>,
  CLKOUTO DIVIDE => c,
                                       CLKOUT1 =>,
  CLKOUTO PHASE => 0.000,
                                       CLKOUT2 =>,
  CLKOUTO DUTY CYCLE => 0.500,
                                       CLKOUT3 =>,
  CLKOUT1 DIVIDE => d,
                                       CLKOUT4 =>,
  CLKOUT1 PHASE => 0.000,
                                       CLKOUT5 =>,
  CLKOUT1 DUTY CYCLE => 0.500,
                                       LOCKED =>,
  CLKIN PERIOD => e,
                                       RST => ,
  REF JITTER => 0.010
                                       CLKFBIN =>,
  ) port map (
                                       CLKIN =>
```


Valeo

April 2020 I VHDL II

Jump high: Computer Buses

Gen1: Single System Bus

- Integrated
- Limit CPU Speed Evolution
- Configure using Jumpers:
 - Memory space
 - Interrupt Number and priority
- Good for embedded?






Jump high: Computer Buses

Gen2: Internal/External

- Decoupled fast CPUs
- AGP: Graphics cards
- Plug-n-Play
- 8bit → 64-bit PCI
- Multi-Gbps as in PCle







Jump high: Computer Buses

Gen3: Bus of Everything

- Emerged since 2001
- HyperTransport, InfiniBand
- Physical form can be flexible
- Packet oriented, SW overheads
- · Replaces:
 - Front-side bus
 - Multi-core interconnect
 - Co-processor interconnect
 - Pluggable Cards slots
 - Routers for networking!

NVIDIA nForce 680a SLI System Architecture



