


	Table 18. RCC register map and reset values																																	
Offset	Register	31	30	29	28	27	26	25	24	5 6 6	67	22	21	20	19	18	17	16	15	14	13	12	1	10	6	80	7	9	2	4	က	2	-	0
0x00	RCC_CR		Reserved NO TIA					- 1	Re	Reserved			o CSSON	O HSEBYP	o HSERDY	O HSEON	0	HSICAL[7				7:0]			HSITRIM[4:0					Reserved	1 HSIRDY	NOISH 1		
0x04	RCC_CFGR		MCO Reserved [2:0]				Beserved	0000	USBPRE	PLLN [3:				PLLXTPRE	ADC PRE [2:0]		E2	2 PPRE1 [2:0]			HPRE[3:0]			SWS [1:0]		S	:0]							
1	Reset value						0	0	ľ) "	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	RCC_CIR	Reserved					CSSC		Reserved			_	HSIRDYC	LSERDYC	LSIRDYC		Reserved		PLLRDYIE	HSERDYIE		_	LSIRDYIE	CSSF	Doorwood	DOA IDOOL	PLLRDYF	HSERDYF	HSIRDYF	LSERDYF	LSIRDYF			
	Reset value										0			0	0	0	0	0		_		0	0	0	0	0	0	ľ	_	0	0	0	0	0
0x0C	RCC_APB2RSTR	Reser			serv	erved					TIM11RST	TIM10RST	TIM9RST		Reserved		ADC3RST	USART1RST	TIMBRST	SPI1RST	TIM1RST	ADC2RST	ADC1RST	IOPGRST	IOPFRST	IOPERST	IOPDRST	IOPCRST	IOPBRST	IOPARST	Reserved	AFIORST		
	Reset value					_			_	_			0	0	0			_	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
0x010	RCC_APB1RSTR	Reserved		DACRST	PWRRST	BKPRST	Reserved	CANRST	Reserved	USBRST	Forego	ISCZRST	I2C1RST	UART5RST	UART4RST	USART3RST	USART2RST	Reserved	SPI3RST	SPI2RST	Docococo	200	WWDGRST		ed	TIM14RST	TIM13RST	TIM12RST	TM7RST	TM6RST	TMSRST	TIM4RST	TIM3RST	TIM2RST
	Reset value		0 0 0					0	0		0	0	0	0	0	0	0		0	0			0			0	0	0	0	0	0	0	0	0
0x14	RCC_AHBENR											Re	ser	ved										SDIOEN	Reserved	FSMCEN	Reserved	CRCEN	Reserved	FLITFEN	Reserved	SRAMEN	DMA2EN	DMA1EN
	Reset value											_												0	Ж	0		0		1		1	0	0
0x18	RCC_APB2ENR Reset value				ı	Res	serv	ed					O TIM11 EN	O TIM10 EN	O TIM9 EN	R	ese d	rve	o ADC3EN	O USART1EN	O TIMBEN	o SPI1EN	O TIM1EN	o ADC2EN	o ADC1EN	OIOPGEN	OIOPFEN	OPEEN	OIOPDEN	o IOPCEN	OIOPBEN	OPAEN	Reserved	o AFIOEN
•	rieset value					Т			Т	Т	Т		U			7	-		۲	U	-		\vdash	U	U	U	0	-	0	-	۲	\vdash		U
0x1C	RCC_APB1ENR	Reserved		o DACEN	o PWREN	O BKPEN	Be	CANEN	Reserved					l	ı	, USART3EN	USARTZEN	Reserved	l	SPIZEN	Docococo	2000	WWDGEN	Reserved		TIM14EN	Γ	TIM12EN	TIM7EN	TIMGEN	TIMSEN	TIM4EN	TIMBEN	TIMZEN
	Reset value								0	0	0	0	0	0		0	0			0		R	0 TC	0	0	0	0	0	0	0	0			
0x20	RCC_BDCR Reset value		Reserved						o BDRST	o RTCEN						o LSERDY	o LSEON																	



```
pragma pack(1)
typedef struct {
    uint32_t HSION:1;
    uint32_t HSIRDY:1;
    uint32_t :1;
    uint32_t HSITRIM:5;
    uint32_t HSICAL:8;
    uint32_t HSEON:1;
    uint32 t HSERDY:1;
    uint32_t HSEBYP:1;
    uint32_t CSSON:1;
    uint32_t :4;
    uint32_t PLLON:1;
    uint32_t PLLRDY:1;
    uint32_t :6;
}SRCC_CR_t;
```

```
pragma pack(1)
typedef struct {
    uint32_t SW:2;
    uint32_t SWS:2;
    uint32_t HPRE:4;
    uint32 t PPRE1:3;
    uint32_t PPRE2:3;
    uint32_t ADC:2;
    uint32_t PLLSRC:1;
    uint32_t PLLXTPRE:1;
    uint32_t PLLMUL:4;
    uint32_t USBPRE:1;
    uint32_t :1;
    uint32 t MCO:3;
    uint32_t :5;
}SRCC_CFGR_t;
```

```
147<sup>9</sup> int main(void)
148 {
149
150
         clock_init();
151
152
         int i;
153
         GPIOA_CRH &=0xFF0FFFFF;
         GPIOA_CRH |=0x002000000;
154
155
         while (1)
156
             GPIOA_ODR |=1<<13;
157
              for (i=0; i<5000; i++);
158
159
              GPIOA_ODR &=\sim(1<<13);
160
              for (i=0; i<5000; i++);</pre>
161
162
         return 0;
163
```

```
void clock_init(){
   volatile SRCC_CR_t* const RCC_CR = (SRCC_CR_t*)(RCC_BASE+0x00);
   volatile SRCC_CFGR_t* const RCC_CFGR = (SRCC_CFGR_t*)(RCC_BASE+0x04);
   volatile SRCC_APB2ENR_t* const RCC_APB2ENR = (SRCC_APB2ENR_t*)(RCC_BASE+0x18);

// APB1 Bus frequency 4MHZ
// APB2 Bus frequency 2MHZ
// AHB frequency 8 MHZ
// SysClk 8 MHZ
// Use only internal HSI_RC

RCC_CFGR->PPRE1 = 0b100; //100: HCLK divided by 2
   RCC_CFGR->PPRE2 = 0b101; //101: HCLK divided by 4
   RCC_APB2ENR->IOPAEN = 0b1; //Enable PORTA Clock
}
```


Power, Reset and Clock Control (PRCC)	×
PPRE1: 4: HCLK / 2 PPRE2: 5: HCLK / 4 HPRE: 0: SYSCLK ADCPRE: 0: OCCURRENCE CONTROL CONTROL	CSSON HSEBYP HSERDY PLL Configurate HSEON HSIRDY HSION PLLON PLLON PLLRDY SW: 0: HSI clock SWS: 0: HSI oscillator clock used PLLMUL: 0: I	ion /
-Control/Status	☐ LPWRRSTF ☐ WWDGRSTF ☐ IWDGRSTF ☐ SFTRST	F PORRSTF
- Backup domain control RCC_BDCR: 0x00000000 BDRST RTCEN	RTCSEL: 0: No clock ▼ □ LSEBYP □ LSERDY □ LSEON	
Clock Interrupt RCC_CIR: 0x00000000 CSSC UNLKC CSSIE UNLKIE CSSF UNLKF	☐ PLLRDYC ☐ HSERDYC ☐ HSIRDYC ☐ LSERDY ☐ PLLRDYIE ☐ HSERDYIE ☐ HSIRDYIE ☐ LSERDY ☐ PLLRDYF ☐ HSERDYF ☐ HSIRDYF ☐ LSERDY	YIE LSIRDYIE
Power Control & Status PWR_CR: 0x00000000 PWR_CSR: 0x00000000	PLS: 0: TBD	CSBF LPDS WUF
-Core & Memory and Peripheral Cloc OSC: 12.000000 MHz OCS32: 32.768 kHz HSI_RC: 8.000000 MHz LSI_RC: 32.768 kHz SYSCLK: 8.000000 MHz	RTCCLK: 32.768 kHz HCLK: 8.000000 MHz MCO: 0.000000 MHz PCLK1: 4.000000 MHz IWDGCLK: 32.768 kHz PCLK2: 2.000000 MHz USBCLK: 2.666666 MHz TIMXCLK: 8.000000 MHz	


```
oid clock_init(){
  volatile SRCC_CR_t* const RCC_CR = (SRCC_CR_t*)(RCC_BASE+0x00);
  volatile SRCC_CFGR_t* const RCC_CFGR = (SRCC_CFGR_t*)(RCC_BASE+0x04);
  volatile SRCC_APB2ENR_t* const RCC_APB2ENR = (SRCC_APB2ENR_t*)(RCC_BASE+0x18);
  RCC_CFGR->PLLSRC = 0b0; //0: HSI oscillator clock / 2 selected as PLL input clock
  RCC_CFGR->PLLMUL = 0b0110; //0110: PLL input clock x 8
  RCC_CR->PLLON = 0b1; //1: PLL ON
  while(!RCC_CR->PLLRDY){
  RCC CFGR->PPRE1 = 0b100; //100: HCLK divided by 2
  RCC_CFGR->PPRE2 = 0b101; //101: HCLK divided by 4
  RCC_CFGR->SW = 0b10; //10: PLL selected as system clock
  RCC_APB2ENR->IOPAEN = 0b1; //Enable PORTA Clock
```

Power, Reset and Clock Control (F	PRCC) ×
Clock Control & Configuration RCC_CR: 0x03000083 RCC_CFGR: 0x00182C0A PPRE1: 4: HCLK / 2 PPRE2: 5: HCLK / 4 HPRE: 0: SYSCLK ADCPRE: 0: PCLK2 / 2	CSSON HSEBYP HSERDY PLL Configuration HSEON HSIRDY HSION USBPRE MCO: 0: No clock SW: 2: PLL clock SWS: 2: PLL clock used PLLMUL: 6: PLL Clock *8
Control/Status RCC_CSR: 0x0C000000	☐ LPWRRSTF ☐ WWDGRSTF ☐ IWDGRSTF ☐ SFTRSTF ☐ PORRSTF ☐ PORRSTF ☐ LSIRDY ☐ LSION
Backup domain control RCC_BDCR: 0x00000000 BDRST RTCEN	RTCSEL: 0: No clock LSEBYP LSERDY LSEON
Clock Interrupt RCC_CIR: 0x00000000 CSSC UNLKC CSSIE UNLKIE CSSF UNLKF	PLLRDYC
Power Control & Status PWR_CR: 0x00000000 PWR_CSR: 0x00000000	PLS: 0: TBD □ DBP □ PVDE □ CSBF □ CWUF □ PDDS □ LPDS □ EWUP □ PVDO □ SBF □ WUF
Core & Memory and Peripheral Clock OSC: 12.000000 MHz OCS32: 32.768 kHz HSI_RC: 8.000000 MHz LSI_RC: 32.768 kHz SYSCLK: 32.000000 MHz	RTCCLK: 32.768 kHz

```
oid clock_init(){
  volatile SRCC_CR_t* const RCC_CR = (SRCC_CR_t*)(RCC_BASE+0x00);
  volatile SRCC_CFGR_t* const RCC_CFGR = (SRCC_CFGR_t*)(RCC_BASE+0x04);
  volatile SRCC_APB2ENR_t* const RCC_APB2ENR = (SRCC_APB2ENR_t*)(RCC_BASE+0×18);
  RCC_CFGR->PLLSRC = 0b0; //0: HSI oscillator clock / 2 selected as PLL input clock
  RCC CFGR->PLLMUL = 0b0110; //0110: PLL input clock x 8
  RCC_CR->PLLON = 0b1; //1: PLL ON
  while(!RCC_CR->PLLRDY){
  RCC CFGR->PPRE1 = 0b100; //100: HCLK divided by 2
  RCC CFGR->PPRE2 = 0b100; //100: HCLK divided by 4
  RCC_CFGR->SW = 0b10; //10: PLL selected as system clock
  RCC_APB2ENR->IOPAEN = 0b1; //Enable PORTA Clock
```

Power, Reset and Clock Control (F	PRCC) ×
Clock Control & Configuration RCC_CR: 0x03000083 RCC_CFGR: 0x0018240A PPRE1: 4: HCLK / 2 PPRE2: 4: HCLK / 2 HPRE: 0: SYSCLK ADCPRE: 0: PCLK2 / 2	CSSON HSEBYP HSERDY PLL Configuration HSEON HSIRDY HSION USBPRE MCO: 0: No clock SW: 2: PLL clock SWS: 2: PLL clock used PLLMUL: 6: PLL Clock * 8
Control/Status RCC_CSR: 0x0C000000	☐ LPWRRSTF ☐ WWDGRSTF ☐ IWDGRSTF ☐ SFTRSTF ☐ PORRSTF ☐ PINRSTF ☐ RMVF ☐ LSIRDY ☐ LSION
Backup domain control RCC_BDCR: 0x00000000 BDRST RTCEN	RTCSEL: 0: No clock LSEBYP LSERDY LSEON
Clock Interrupt RCC_CIR: 0x00000000 CSSC UNLKC CSSIE UNLKIE CSSF UNLKF	☐ PLLRDYC ☐ HSERDYC ☐ LSERDYC ☐ LSIRDYC ☐ PLLRDYIE ☐ HSERDYIE ☐ LSIRDYIE ☐ LSIRDYIE ☐ LSIRDYIE ☐ LSIRDYF ☐ LSIRDYF ☐ LSIRDYF
Power Control & Status PWR_CR: 0x00000000 PWR_CSR: 0x00000000	PLS: 0: TBD □ DBP □ PVDE □ CSBF □ CWUF □ PDDS □ LPDS □ EWUP □ PVDO □ SBF □ WUF
OSC: 12.000000 MHz OCS32: 32.768 kHz HSI_RC: 8.000000 MHz LSI_RC: 32.768 kHz SYSCLK: 32.000000 MHz	RTCCLK: 32.768 kHz HCLK: 32.000000 MHz MCO: 0.000000 MHz PCLK1: 16.000000 MHz IWDGCLK: 32.768 kHz PCLK2: 16.000000 MHz USBCLK: 21.333333 MHz TIMXCLK: 32.000000 MHz ADCCLK: 8.000000 MHz TIM1CLK: 32.000000 MHz







THANK YOU

Mohamed Hamdy

Mohamedhamdy.m.h.m.a@gmail.com