

# makefile

```
1 PROJECT_NAME=Lab_2_ARM_Cortex_M3
2 CC=arm-none-eabi-
3 CFLAGS=-mcpu=cortex-m3
4 INCS=-I .
5 LIBS=
6 C_OBJ_SRC=$(wildcard *.c)
7 C_OBJ=$(C_OBJ_SRC:.c=.o)
8 S_OBJ_SRC=$(wildcard *.s)
9 S_OBJ=$(S_OBJ_SRC:.s=.o)
10
11 build: $(PROJECT_NAME).bin
12 | @echo "=====Successful Build=====
13
14 %.o: %.c
15 | $(CC)gcc.exe $(CFLAGS) -c $(INCS) $< -o $@
16
17 %.o: %.s
18 | $(CC)as.exe $(CFLAGS) $< -o $@
19
20 $(PROJECT_NAME).elf: $(C_OBJ) $(S_OBJ)
21 | $(CC)ld.exe --script linker_script.ld $(LIBS) $(C_OBJ) $(S_OBJ) -o $(PROJECT_NAME)
22
23 $(PROJECT_NAME).bin: $(PROJECT_NAME).elf
24 | $(CC)objcopy.exe -O binary $< $@
25
26 assembly:
27 | $(CC)objdump.exe -D $(PROJECT_NAME).elf > $(PROJECT_NAME).s
28 | @echo "=====Generated Assembly from .elf file=====
29
30 clean_all:
31 | rm *.o *.elf *.bin *.map $(PROJECT_NAME).s
32 clean_exe:
33 | rm *.elf *.bin *.map
34
```

# main.c

```
1 #include <stdint.h>
2
3 #define RCC_BASE 0x40021000
4 #define PORTA_BASE 0x40010800
5
6 #define RCC_APB2ENR *(volatile uint32_t*)(RCC_BASE+0x18)
7 #define GPIOA_CRH *(volatile uint32_t*)(PORTA_BASE+0x04)
8 #define GPIOA_ODR *(volatile uint32_t*)(PORTA_BASE+0x0C)
9
10 int main(void)
11 {
12     RCC_APB2ENR |=1<<2;
13     GPIOA_CRH &=0xFF0FFFFF;
14     GPIOA_CRH |=0x00200000;
15     while (1)
16     {
17         GPIOA_ODR |=1<<13;
18         for (int i=0; i<5000; i++);
19         GPIOA_ODR &=~(1<<13);
20         for (int i=0; i<5000; i++);
21     }
22     return 0;
23 }
24
```

## Part1: startup.s

```
1  .section .vectors
2  .word    0x20001000
3  .word    _reset
4  .word    vector_handler      /* 2 NMI */
5  .word    vector_handler      /* 3 Hard Fault */
6  .word    vector_handler      /* 4 MM Fault */
7  .word    vector_handler      /* 5 Bus Fault */
8  .word    vector_handler      /* 6 Usage Fault */
9  .word    /* To IRQ67 */      /* 7 ..... */
10
11 .section .text
12 _reset:
13     bl main
14     b .
15
16 .thumb_func
17 vector_handler:
18     b _reset
```

## linker\_script.ld

```
1  ENTRY(.vectors)
2
3  MEMORY
4  {
5      FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 128k
6      SRAM (rwx) : ORIGIN = 0x20000000, LENGTH = 20k
7  }
8
9  SECTIONS
10 {
11     .text : {
12         *(.vectors) /*Expected to be 7*4=28B=1C*/
13         *(.text) /*Depend on code size in main.c and startup.s*/
14         *.rodata /*Expected to be 0B*/
15     } >FLASH
16
17     .data : {
18         *(.data) /*Expected to be 0B*/
19     } >FLASH
20
21     .bss : {
22         *(.bss) /*Expected to be 0B*/
23     } >SRAM
24 }
```

## map\_file.map

```
-
2  Memory Configuration
3
4  Name          Origin          Length
5  FLASH         0x08000000      0x00020000
6  SRAM          0x20000000      0x00005000
7  *default*     0x00000000      0xffffffff
8
9  Linker script and memory map
10
11
12  .text         0x08000000      0xa0
13  *(.vectors*)
14  .vectors      0x08000000      0x1c =28B startup.o
15  *(.text*)
16  .text         0x0800001c      0x7c main.o
17  |             0x0800001c      |      main
18  .text         0x08000098      0x8  startup.o
19  *.rodata()
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39  .data         0x080000a0      0x0
40  *(.data)
41  .data         0x080000a0      0x0 main.o
42  .data         0x080000a0      0x0 startup.o
43
44
45
46
47  .bss          0x20000000      0x0
48  *(.bss)
49  .bss          0x20000000      0x0 main.o
50  .bss          0x20000000      0x0 startup.o
```

## Disassembly of .elf file

```
5  Disassembly of section .text:
6
7  08000000 <main-0x1c>:
8  8000000: 20001000 andcs r1, r0, r0
9  8000004: 08000098 stmdbaq r0, {r3, r4, r7}
10 8000008: 0800009f stmdbaq r0, {r0, r1, r2, r3, r4, r7}
11 800000c: 0800009f stmdbaq r0, {r0, r1, r2, r3, r4, r7}
12 8000010: 0800009f stmdbaq r0, {r0, r1, r2, r3, r4, r7}
13 8000014: 0800009f stmdbaq r0, {r0, r1, r2, r3, r4, r7}
14 8000018: 0800009f stmdbaq r0, {r0, r1, r2, r3, r4, r7}
15
```

- 0x20001000 stored @0x08000000 in FLASH, Initialize SP @0x20001000.
- 0x080000098 stored @0x08000004 in FLASH, 0x080000098 is \_reset handler address.
- From 0x080000008 to 0x080000018 which is 28B is our vector table, 0x08000009f is stored in all of them, 0x08000009f is vector\_handler address, now we know that vector\_handler is alias for 5 handlers.
- Now expected that at runtime CPU go to entry point at 0x08000000 and initialize SP then go to 0x08000004 which branch execution to \_reset @0x080000098 and \_reset will branch execution to main @0x0800001c.
- Now expected that main instructions start @0x0800001c and ends @0x08000094 then \_reset starts @0x08000098 and ends @0x0800009c then vector\_handler starts.

- The question here is the address of vector\_handler is 0x0800009e and the vector section stores 0x0800009f which is after one byte of 0x0800009e, and the instruction itself e7fb takes 2 bytes which supposed be 0x0800009fe and 0x0800009f
- I tried to debug using QEMU, but the debugger cannot show what happens since it don't stop at breakpoints unless complete the interrupt handler

```

16 ▼ 0800001c <main>:
17 800001c: b480      push {r7}
18 800001e: b083      sub sp, #12
19 8000020: af00      add r7, sp, #0
20 8000022: 4b1a      ldr r3, [pc, #104] @ (800008c <main+0x70>)
21 8000024: 681b      ldr r3, [r3, #0]
22 8000026: 4a19      ldr r2, [pc, #100] @ (800008c <main+0x70>)
23 8000028: f043 0304 orr.w r3, r3, #4
24 800002c: 6013      str r3, [r2, #0]
25 800002e: 4b18      ldr r3, [pc, #96] @ (8000090 <main+0x74>)
26 8000030: 681b      ldr r3, [r3, #0]
27 8000032: 4a17      ldr r2, [pc, #92] @ (8000090 <main+0x74>)
28 8000034: f423 0370 bic.w r3, r3, #15728640 @ 0xf00000
29 8000038: 6013      str r3, [r2, #0]
30 800003a: 4b15      ldr r3, [pc, #84] @ (8000090 <main+0x74>)
31 800003c: 681b      ldr r3, [r3, #0]
32 800003e: 4a14      ldr r2, [pc, #80] @ (8000090 <main+0x74>)
33 8000040: f443 1300 orr.w r3, r3, #2097152 @ 0x200000
34 8000044: 6013      str r3, [r2, #0]
35 8000046: 4b13      ldr r3, [pc, #76] @ (8000094 <main+0x78>)
36 8000048: 681b      ldr r3, [r3, #0]
37 800004a: 4a12      ldr r2, [pc, #72] @ (8000094 <main+0x78>)
38 800004c: f443 5300 orr.w r3, r3, #8192 @ 0x2000
39 8000050: 6013      str r3, [r2, #0]
40 8000052: 2300      movs r3, #0
41 8000054: 607b      str r3, [r7, #4]
42 8000056: e002      b.n 800005e <main+0x42>
43 8000058: 687b      ldr r3, [r7, #4]
44 800005a: 3301      adds r3, #1
45 800005c: 607b      str r3, [r7, #4]
46 800005e: 687b      ldr r3, [r7, #4]
47 8000060: f241 3287 movw r2, #4999 @ 0x1387
48 8000064: 4293      cmp r3, r2
49 8000066: ddf7      ble.n 8000058 <main+0x3c>
50 8000068: 4b0a      ldr r3, [pc, #40] @ (8000094 <main+0x78>)
51 800006a: 681b      ldr r3, [r3, #0]

52 800006c: 4a09      ldr r2, [pc, #36] @ (8000094 <main+0x78>)
53 800006e: f423 5300 bic.w r3, r3, #8192 @ 0x2000
54 8000072: 6013      str r3, [r2, #0]
55 8000074: 2300      movs r3, #0
56 8000076: 603b      str r3, [r7, #0]
57 8000078: e002      b.n 8000080 <main+0x64>
58 800007a: 683b      ldr r3, [r7, #0]
59 800007c: 3301      adds r3, #1
60 800007e: 603b      str r3, [r7, #0]
61 8000080: 683b      ldr r3, [r7, #0]
62 8000082: f241 3287 movw r2, #4999 @ 0x1387
63 8000086: 4293      cmp r3, r2
64 8000088: ddf7      ble.n 800007a <main+0x5e>
65 800008a: e7dc      b.n 8000046 <main+0x2a>
66 800008c: 40021018 andmi r1, r2, r8, lsl r0
67 8000090: 40010804 andmi r0, r1, r4, lsl #16
68 8000094: 4001080c andmi r0, r1, ip, lsl #16
69
70 08000098 <_reset>:
71 8000098: f7ff ffc0 bl 800001c <main>
72 800009c: e7fe      b.n 800009c <_reset+0x4>
73
74 0800009e <vector_handler>:
75 800009e: e7fb      b.n 8000098 <_reset>

```

## Part2: startup.c

Without alias:

```
1  #include <stdint.h>
2  #define stack_top 0x20001000
3
4  extern int main(void);
5  //void Default_handler(void);
6
7  void Reset_handler(void);
8  void NMI_handler(void) __attribute__((weak));
9  void HW_fault_handler(void) __attribute__((weak));
10 void MM_fault_handler(void) __attribute__((weak));
11 void Bus_fault_handler(void) __attribute__((weak));
12 void Usage_fault_handler(void) __attribute__((weak));
13
14 uint32_t vectors[] __attribute__((section(".vectors")))={
15     stack_top,
16     (uint32_t) &Reset_handler,
17     (uint32_t) &NMI_handler,
18     (uint32_t) &HW_fault_handler,
19     (uint32_t) &MM_fault_handler,
20     (uint32_t) &Bus_fault_handler,
21     (uint32_t) &Usage_fault_handler,
22 };
23
24 void Reset_handler(void){
25     main();
26 }
27 void NMI_handler(void){Reset_handler();}
28 void HW_fault_handler(void){Reset_handler();}
29 void MM_fault_handler(void){Reset_handler();}
30 void Bus_fault_handler(void){Reset_handler();}
31 void Usage_fault_handler(void){Reset_handler();}
32 /*
33 void Default_handler(void){
34     Reset_handler();
35 }
36 */
```

## linker\_script.ld

```
1  ENTRY(.vectors)
2
3  MEMORY
4  {
5      FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 128k
6      SRAM (rwx) : ORIGIN = 0x20000000, LENGTH = 20k
7  }
8
9  SECTIONS
10 {
11     .text : {
12         *(.vectors) /*Expected to be 7*4=28B=1C*/
13         *(.text) /*Depend on code size in main.c and startup.c*/
14         *.rodata /*Expected to be 0B*/
15     } >FLASH
16
17     .data : {
18         *(.data) /*Expected to be 0B*/
19     } >FLASH
20
21     .bss : {
22         *(.bss) /*Expected to be 0B*/
23     } >SRAM
24 }
```

## map\_file.map

```

1
2 Memory Configuration
3
4 Name          Origin          Length          Attributes
5 FLASH         0x08000000       0x00020000      xr
6 SRAM          0x20000000       0x00050000      xrw
7 *default*     0x00000000       0xffffffff
8
9 Linker script and memory map
10
11
12 .text         0x08000000       0xe0
13 *(.vectors*)
14 .vectors      0x08000000       0x1c startup.o
15              0x08000000       vectors
16 *(.text*)
17 .text        0x0800001c       0x7c main.o
18              0x0800001c       main
19 .text        0x08000098       0x48 startup.o
20              0x08000098       Reset_handler
21              0x080000a4       NMI_handler
22              0x080000b0       HW_fault_handler
23              0x080000bc       MM_fault_handler
24              0x080000c8       Bus_fault_handler
25              0x080000d4       Usage_fault_handler
26 *.rodata()

```

  

```

46 .data         0x080000e0       0x0
47 *(.data)
48 .data        0x080000e0       0x0 main.o
49 .data        0x080000e0       0x0 startup.o

```

  

```

54 .bss         0x20000000       0x0
55 *(.bss)
56 .bss        0x20000000       0x0 main.o
57 .bss        0x20000000       0x0 startup.o

```

- Each fault handler has its own address.

## Disassembly of .elf file

```

5 Disassembly of section .text:
6
7 ▼ 08000000 <vectors>:
8   8000000: 20001000    andcs r1, r0, r0
9   8000004: 08000099    stmdbeq r0, {r0, r3, r4, r7}
10  8000008: 080000a5    stmdbeq r0, {r0, r2, r5, r7}
11  800000c: 080000b1    stmdbeq r0, {r0, r4, r5, r7}
12  8000010: 080000bd    stmdbeq r0, {r0, r2, r3, r4, r5, r7}
13  8000014: 080000c9    stmdbeq r0, {r0, r3, r6, r7}
14  8000018: 080000d5    stmdbeq r0, {r0, r2, r4, r6, r7}
15

```

```

16 0800001c <main>:
17 800001c: b480      push {r7}
18 800001e: b083      sub sp, #12
19 8000020: af00      add r7, sp, #0
20 8000022: 4b1a      ldr r3, [pc, #104] @ (800008c <main+0x70>)
21 8000024: 681b      ldr r3, [r3, #0]
22 8000026: 4a19      ldr r2, [pc, #100] @ (800008c <main+0x70>)
23 8000028: f043 0304 orr.w r3, r3, #4
24 800002c: 6013      str r3, [r2, #0]
25 800002e: 4b18      ldr r3, [pc, #96] @ (8000090 <main+0x74>)
26 8000030: 681b      ldr r3, [r3, #0]
27 8000032: 4a17      ldr r2, [pc, #92] @ (8000090 <main+0x74>)
28 8000034: f423 0370 bic.w r3, r3, #15728640 @ 0xf00000
29 8000038: 6013      str r3, [r2, #0]
30 800003a: 4b15      ldr r3, [pc, #84] @ (8000090 <main+0x74>)
31 800003c: 681b      ldr r3, [r3, #0]
32 800003e: 4a14      ldr r2, [pc, #80] @ (8000090 <main+0x74>)
33 8000040: f443 1300 orr.w r3, r3, #2097152 @ 0x200000
34 8000044: 6013      str r3, [r2, #0]
35 8000046: 4b13      ldr r3, [pc, #76] @ (8000094 <main+0x78>)
36 8000048: 681b      ldr r3, [r3, #0]
37 800004a: 4a12      ldr r2, [pc, #72] @ (8000094 <main+0x78>)
38 800004c: f443 5300 orr.w r3, r3, #8192 @ 0x2000
39 8000050: 6013      str r3, [r2, #0]
40 8000052: 2300      movs r3, #0
41 8000054: 607b      str r3, [r7, #4]
42 8000056: e002      b.n 800005e <main+0x42>
43 8000058: 687b      ldr r3, [r7, #4]
44 800005a: 3301      adds r3, #1
45 800005c: 607b      str r3, [r7, #4]
46 800005e: 687b      ldr r3, [r7, #4]
47 8000060: f241 3287 movw r2, #4999 @ 0x1387
48 8000064: 4293      cmp r3, r2
49 8000066: ddf7      ble.n 8000058 <main+0x3c>
50 8000068: 4b0a      ldr r3, [pc, #40] @ (8000094 <main+0x78>)
51 800006a: 681b      ldr r3, [r3, #0]
52 800006c: 4a09      ldr r2, [pc, #36] @ (8000094 <main+0x78>)
53 800006e: f423 5300 bic.w r3, r3, #8192 @ 0x2000
54 8000072: 6013      str r3, [r2, #0]
55 8000074: 2300      movs r3, #0
56 8000076: 603b      str r3, [r7, #0]
57 8000078: e002      b.n 8000080 <main+0x64>
58 800007a: 683b      ldr r3, [r7, #0]
59 800007c: 3301      adds r3, #1
60 800007e: 603b      str r3, [r7, #0]
61 8000080: 683b      ldr r3, [r7, #0]
62 8000082: f241 3287 movw r2, #4999 @ 0x1387
63 8000086: 4293      cmp r3, r2
64 8000088: ddf7      ble.n 800007a <main+0x5e>
65 800008a: e7dc      b.n 8000046 <main+0x2a>
66 800008c: 40021018 andmi r1, r2, r8, lsl r0
67 8000090: 40010804 andmi r0, r1, r4, lsl #16
68 8000094: 4001080c andmi r0, r1, ip, lsl #16
69

```

```

70 08000098 <Reset_handler>:
71 8000098: b580      push {r7, lr}
72 800009a: af00      add r7, sp, #0
73 800009c: f7ff ffbe bl 800001c <main>
74 80000a0: bf00      nop
75 80000a2: bd80      pop {r7, pc}
76
77 080000a4 <NMI_handler>:
78 80000a4: b580      push {r7, lr}
79 80000a6: af00      add r7, sp, #0
80 80000a8: f7ff fff6 bl 8000098 <Reset_handler>
81 80000ac: bf00      nop
82 80000ae: bd80      pop {r7, pc}
83
84 080000b0 <HW_fault_handler>:
85 80000b0: b580      push {r7, lr}
86 80000b2: af00      add r7, sp, #0
87 80000b4: f7ff fff0 bl 8000098 <Reset_handler>
88 80000b8: bf00      nop
89 80000ba: bd80      pop {r7, pc}
90
91 080000bc <MMI_fault_handler>:
92 80000bc: b580      push {r7, lr}
93 80000be: af00      add r7, sp, #0
94 80000c0: f7ff ffea bl 8000098 <Reset_handler>
95 80000c4: bf00      nop
96 80000c6: bd80      pop {r7, pc}
97
98 080000c8 <Bus_fault_handler>:
99 80000c8: b580      push {r7, lr}
100 80000ca: af00      add r7, sp, #0
101 80000cc: f7ff ffe4 bl 8000098 <Reset_handler>
102 80000d0: bf00      nop
103 80000d2: bd80      pop {r7, pc}
104
105 080000d4 <Usage_fault_handler>:
106 80000d4: b580      push {r7, lr}
107 80000d6: af00      add r7, sp, #0
108 80000d8: f7ff ffde bl 8000098 <Reset_handler>
109 80000dc: bf00      nop
110 80000de: bd80      pop {r7, pc}

```



With alias:

```
1  #include <stdint.h>
2  #define stack_top 0x20001000
3
4  extern int main(void);
5  void Default_handler(void);
6
7  void Reset_handler(void);
8  void NMI_handler(void) __attribute__((weak, alias("Default_handler")));
9  void HW_fault_handler(void) __attribute__((weak, alias("Default_handler")));
10 void MM_fault_handler(void) __attribute__((weak, alias("Default_handler")));
11 void Bus_fault_handler(void) __attribute__((weak, alias("Default_handler")));
12 void Usage_fault_handler(void) __attribute__((weak, alias("Default_handler")));
13
14 uint32_t vectors[] __attribute__((section(".vectors"))) = {
15     stack_top,
16     (uint32_t) &Reset_handler,
17     (uint32_t) &NMI_handler,
18     (uint32_t) &HW_fault_handler,
19     (uint32_t) &MM_fault_handler,
20     (uint32_t) &Bus_fault_handler,
21     (uint32_t) &Usage_fault_handler,
22 };
23
24 void Reset_handler(void) {
25     main();
26 }
27
28 void Default_handler(void) {
29     Reset_handler();
30 }
```

## linker\_script.ld

```
1  ENTRY(.vectors)
2
3  MEMORY
4  {
5      FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 128k
6      SRAM (rwx) : ORIGIN = 0x20000000, LENGTH = 20k
7  }
8
9  SECTIONS
10 {
11     .text : {
12         *(.vectors*) /*Expected to be 7*4=28B=1C*/
13         *(.text*) /*Depend on code size in main.c and startup.c*/
14         *.rodata /*Expected to be 0B*/
15     } >FLASH
16
17     .data : {
18         *(.data) /*Expected to be 0B*/
19     } >FLASH
20
21     .bss : {
22         *(.bss) /*Expected to be 0B*/
23     } >SRAM
24 }
```



## map\_file.map

```
1
2 Memory Configuration
3
4 Name          Origin          Length          Attributes
5 FLASH         0x08000000        0x00020000      xr
6 SRAM          0x20000000        0x00005000      xrw
7 *default*     0x00000000        0xffffffff
8
9 Linker script and memory map
10
11
12 .text          0x08000000        0xb0
13 *(.vectors*)
14 .vectors       0x08000000        0x1c startup.o
15               0x08000000        vectors
16 *(.text*)
17 .text         0x0800001c        0x7c main.o
18               0x0800001c        main
19 .text         0x08000098        0x18 startup.o
20               0x08000098        Reset_handler
21               0x080000a4        Bus_fault_handler
22               0x080000a4        HW_fault_handler
23               0x080000a4        Usage_fault_handler
24               0x080000a4        MM_fault_handler
25               0x080000a4        Default_handler
26               0x080000a4        NMI_handler
27 *.rodata()

47 .data         0x080000b0        0x0
48 *(.data)
49 .data         0x080000b0        0x0 main.o
50 .data         0x080000b0        0x0 startup.o

55 .bss         0x20000000        0x0
56 *(.bss)
57 .bss         0x20000000        0x0 main.o
58 .bss         0x20000000        0x0 startup.o
```

- All of fault handlers have the same address of Default\_handler, since all of them are alias for Default\_handler

## Disassembly of .elf file

```
5 Disassembly of section .text:
6
7 08000000 <vectors>:
8 8000000: 20001000 andcs r1, r0, r0
9 8000004: 08000099 stmdaeq r0, {r0, r3, r4, r7}
10 8000008: 080000a5 stmdaeq r0, {r0, r2, r5, r7}
11 800000c: 080000a5 stmdaeq r0, {r0, r2, r5, r7}
12 8000010: 080000a5 stmdaeq r0, {r0, r2, r5, r7}
13 8000014: 080000a5 stmdaeq r0, {r0, r2, r5, r7}
14 8000018: 080000a5 stmdaeq r0, {r0, r2, r5, r7}
15
```

```

16 0800001c <main>:
17 800001c: b480      push {r7}
18 800001e: b083      sub sp, #12
19 8000020: af00      add r7, sp, #0
20 8000022: 4b1a      ldr r3, [pc, #104] @ (800008c <main+0x70>)
21 8000024: 681b      ldr r3, [r3, #0]
22 8000026: 4a19      ldr r2, [pc, #100] @ (800008c <main+0x70>)
23 8000028: f043 0304 orr.w r3, r3, #4
24 800002c: 6013      str r3, [r2, #0]
25 800002e: 4b18      ldr r3, [pc, #96] @ (8000090 <main+0x74>)
26 8000030: 681b      ldr r3, [r3, #0]
27 8000032: 4a17      ldr r2, [pc, #92] @ (8000090 <main+0x74>)
28 8000034: f423 0370 bic.w r3, r3, #15728640 @ 0xf00000
29 8000038: 6013      str r3, [r2, #0]
30 800003a: 4b15      ldr r3, [pc, #84] @ (8000090 <main+0x74>)
31 800003c: 681b      ldr r3, [r3, #0]
32 800003e: 4a14      ldr r2, [pc, #80] @ (8000090 <main+0x74>)
33 8000040: f443 1300 orr.w r3, r3, #2097152 @ 0x200000
34 8000044: 6013      str r3, [r2, #0]
35 8000046: 4b13      ldr r3, [pc, #76] @ (8000094 <main+0x78>)
36 8000048: 681b      ldr r3, [r3, #0]
37 800004a: 4a12      ldr r2, [pc, #72] @ (8000094 <main+0x78>)
38 800004c: f443 5300 orr.w r3, r3, #8192 @ 0x2000
39 8000050: 6013      str r3, [r2, #0]
40 8000052: 2300      movs r3, #0
41 8000054: 607b      str r3, [r7, #4]
42 8000056: e002      b.n 800005e <main+0x42>
43 8000058: 687b      ldr r3, [r7, #4]
44 800005a: 3301      adds r3, #1
45 800005c: 607b      str r3, [r7, #4]
46 800005e: 687b      ldr r3, [r7, #4]
47 8000060: f241 3287 movw r2, #4999 @ 0x1387
48 8000064: 4293      cmp r3, r2
49 8000066: ddf7      ble.n 8000058 <main+0x3c>
50 8000068: 4b0a      ldr r3, [pc, #40] @ (8000094 <main+0x78>)
51 800006a: 681b      ldr r3, [r3, #0]
52 800006c: 4a09      ldr r2, [pc, #36] @ (8000094 <main+0x78>)
53 800006e: f423 5300 bic.w r3, r3, #8192 @ 0x2000
54 8000072: 6013      str r3, [r2, #0]
55 8000074: 2300      movs r3, #0
56 8000076: 603b      str r3, [r7, #0]
57 8000078: e002      b.n 8000080 <main+0x64>
58 800007a: 683b      ldr r3, [r7, #0]
59 800007c: 3301      adds r3, #1
60 800007e: 603b      str r3, [r7, #0]
61 8000080: 683b      ldr r3, [r7, #0]
62 8000082: f241 3287 movw r2, #4999 @ 0x1387
63 8000086: 4293      cmp r3, r2
64 8000088: ddf7      ble.n 800007a <main+0x5e>
65 800008a: e7dc      b.n 8000046 <main+0x2a>
66 800008c: 40021018 andmi r1, r2, r8, lsl r0
67 8000090: 40010804 andmi r0, r1, r4, lsl #16
68 8000094: 4001080c andmi r0, r1, ip, lsl #16
69

```

```

70 08000098 <Reset_handler>:
71 8000098: b580      push {r7, lr}
72 800009a: af00      add r7, sp, #0
73 800009c: f7ff ffbe bl 800001c <main>
74 80000a0: bf00      nop
75 80000a2: bd80      pop {r7, pc}
76
77 080000a4 <Default_handler>:
78 80000a4: b580      push {r7, lr}
79 80000a6: af00      add r7, sp, #0
80 80000a8: f7ff fff6 bl 8000098 <Reset_handler>
81 80000ac: bf00      nop
82 80000ae: bd80      pop {r7, pc}

```

Part3: startup.c (alias & .data & .bss)

main.c

```

1  #include <stdint.h>
2
3  #define RCC_BASE      0x40021000
4  #define PORTA_BASE    0x40010800
5
6  #define RCC_APB2ENR    *(volatile uint32_t*)(RCC_BASE+0x18)
7  #define GPIOA_CRH      *(volatile uint32_t*)(PORTA_BASE+0x04)
8  #define GPIOA_ODR      *(volatile uint32_t*)(PORTA_BASE+0x0C)
9
10 volatile char DataArr[]={1,2,3}; //for 3B data section
11 volatile struct A {
12     char ch;
13     uint32_t var;
14 } BssStruct; //for 8B bss section
15
16
17
18 int main(void)
19 {
20     RCC_APB2ENR |=1<<2;
21     GPIOA_CRH &=0xFF0FFFFF;
22     GPIOA_CRH |=0x00200000;
23     while (1)
24     {
25         GPIOA_ODR |=1<<13;
26         for (int i=0; i<5000; i++);
27         GPIOA_ODR &=~(1<<13);
28         for (int i=0; i<5000; i++);
29     }
30     return 0;
31 }

```

## startup.c

```

1  #include <stdint.h>
2  #define NULL (void*)0
3
4  extern int main(void);
5  void Default_handler(void);
6
7  extern uint32_t stack_top;
8  void Reset_handler(void);
9  void NMI_handler(void) __attribute__((weak,alias("Default_handler")));
10 void HW_fault_handler(void) __attribute__((weak,alias("Default_handler")));
11 void MM_fault_handler(void) __attribute__((weak,alias("Default_handler")));
12 void Bus_fault_handler(void) __attribute__((weak,alias("Default_handler")));
13 void Usage_fault_handler(void) __attribute__((weak,alias("Default_handler")));
14
15 uint32_t vectors[] __attribute__((section(".vectors")))={
16     (uint32_t) &stack_top,
17     (uint32_t) &Reset_handler,
18     (uint32_t) &NMI_handler,
19     (uint32_t) &HW_fault_handler,
20     (uint32_t) &MM_fault_handler,
21     (uint32_t) &Bus_fault_handler,
22     (uint32_t) &Usage_fault_handler,
23 };
24
25 extern uint32_t _END_text;
26 extern uint32_t _START_data;
27 extern uint32_t _END_data;
28 extern uint32_t _START_bss;
29 extern uint32_t _END_bss;
30

```

```

31 void Reset_handler(void){
32
33     uint32_t section_size;
34     uint8_t *p_src, *p_dist;
35
36     //copy .data to SRAM
37     section_size=(uint8_t*)&_END_data - (uint8_t*)&_START_data;
38     p_src=(uint8_t*)&_END_text;
39     p_dist=(uint8_t*)&_START_data;
40     for (int i = 0; i < section_size; i++, p_dist++, p_src++)
41     {
42         *p_dist=*p_src;
43     }
44
45     //create .bss in SRAM with 0
46     section_size=(uint8_t*)&_END_bss - (uint8_t*)&_START_bss;
47     p_src=NULL;
48     p_dist=(uint8_t*)&_START_bss;
49     for (int i = 0; i < section_size; i++, p_dist++, p_src++)
50     {
51         *p_dist=0;
52     }
53
54     //branch to main
55     main();
56 }
57
58 void Default_handler(void){
59     Reset_handler();
60 }

```

## linker\_script.ld

```

1  ENTRY(vectors)
2
3  MEMORY
4  {
5      FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 128k
6      SRAM (rwx) : ORIGIN = 0x20000000, LENGTH = 20k
7  }
8
9  SECTIONS
10 {
11     .text : {
12         *(.vectors) /*Expected to be 7*4=28B=1C*/
13         *(.text) /*Depend on code size in main.c and startup.c*/
14         *.rodata /*Expected to be 0B*/
15         _END_text = . ;
16     } >FLASH
17
18
19     .data : ALIGN(4) {
20         _START_data = . ;
21         *(.data) /*Expected to be 0B*/
22         . = ALIGN(4);
23         _END_data = . ;
24     } > SRAM AT>FLASH
25
26     .bss : ALIGN(4) {
27         _START_bss = . ;
28         *(.bss) /*Expected to be 0B*/
29         . = ALIGN(4);
30         _END_bss = . ;
31     } >SRAM
32     . = . + 0x1000; /*not inside bss because this assignment change location counter */
33     stack_top = . ; /*if inside bss the size of bss will increase 1000B*/
34 }

```

# map\_file.map

```

1 |
2 | Memory Configuration
3 |
4 | Name          Origin          Length          Attributes
5 | FLASH         0x08000000      0x00020000      xr
6 | SRAM          0x20000000      0x00005000      xrw
7 | *default*     0x00000000      0xffffffff
8 |
9 | Linker script and memory map
10 |
11 |
12 | .text          0x08000000      0x138
13 | *(.vectors*)
14 | .vectors       0x08000000      0x1c startup.o
15 |               0x08000000      vectors
16 | *(.text*)
17 | .text          0x0800001c      0x7c main.o
18 |               0x0800001c      main
19 | .text          0x08000098      0xa0 startup.o
20 |               0x08000098      Reset_handler
21 |               0x0800012c      Bus_fault_handler
22 |               0x0800012c      HW_fault_handler
23 |               0x0800012c      Usage_fault_handler
24 |               0x0800012c      MM_fault_handler
25 |               0x0800012c      Default_handler
26 |               0x0800012c      NMI_handler
27 | *.rodata()
28 |               0x08000138      _END_text = .
29 |
30 |
48 | .data          0x20000000      0x4 load address 0x08000138
49 |               0x20000000      _START_data = .
50 | *(.data)
51 | .data          0x20000000      0x3 main.o
52 |               0x20000000      DataArr
53 | .data          0x20000003      0x0 startup.o
54 |               0x20000004      . = ALIGN (0x4)
55 | *fill*         0x20000003      0x1
56 |               0x20000004      _END_data = .

```

- \*fill\* of 1B is for Alignment, the size of global initialized variable is 3B.

```

61 | .bss           0x20000004      0x8 load address 0x0800013c
62 |               0x20000004      _START_bss = .
63 | *(.bss)
64 | .bss           0x20000004      0x8 main.o
65 |               0x20000004      BssStruct
66 | .bss           0x2000000c      0x0 startup.o
67 |               0x2000000c      . = ALIGN (0x4)
68 |               0x2000000c      _END_bss = .
69 |               0x2000100c      . = (. + 0x1000)
70 |               0x2000100c      stack_top = .

```

- The size of initialized struct taken by the 8 because of auto alignment in C structures.

## sections of .elf file

```

$ arm-none-eabi-objdump -h Lab_2_ARM_Cortex_M3.elf
Lab_2_ARM_Cortex_M3.elf:      file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
 0 .text          00000138  08000000  08000000  00001000  2**2
   CONTENTS, ALLOC, LOAD, READONLY, CODE
 1 .data          00000004  20000000  08000138  00002000  2**2
   CONTENTS, ALLOC, LOAD, DATA
 2 .bss           00000008  20000004  0800013c  00002004  2**2
   ALLOC
 3 .comment        00000043  00000000  00000000  00002004  2**0
   CONTENTS, READONLY
 4 .ARM.attributes 0000002d  00000000  00000000  00002047  2**0
   CONTENTS, READONLY

```

## Symbols of .elf file

```
$ arm-none-eabi-nm.exe Lab_2_ARM_Cortex_M3.elf
2000000c B _END_bss
20000004 D _END_data
08000138 T _END_text
20000004 B _START_bss
20000000 D _START_data
20000004 B BssStruct
0800012c W Bus_fault_handler
20000000 D DataArr
0800012c T Default_handler
0800012c W HW_fault_handler
0800001c T main
0800012c W MM_fault_handler
0800012c W NMI_handler
08000098 T Reset_handler
2000100c B stack_top
0800012c W Usage_fault_handler
08000000 T vectors
```