
Tp4: Test Benches

Exercice 1:

Rca_4bit:


```
32 entity rca_4bit is
       Port (A: in STD_LOGIC_VECTOR(3 downto 0);
B: in STD_LOGIC_VECTOR(3 downto 0);
33
34
                 Cin : in STD_LOGIC;
Sum : out STD_LOGIC_VECTOR(3 downto 0);
Cout : out STD_LOGIC);
36
37
38 end rca_4bit;
39
40 architecture Behavioral of rca_4bit is
41
        signal carry : std_logic_vector(4 downto 0);
42 begin
         carry(0) <= Cin;
43
44
45
         gen_addition: for i in 0 to 3 generate
              Sum(i) <= A(i) xor B(i) xor carry(i);</pre>
46
             carry(i + 1) \le (A(i) \text{ and } B(i)) \text{ or } (A(i) \text{ and } carry(i)) \text{ or } (B(i) \text{ and } carry(i));
47
         end generate;
48
49
         Cout <= carry(4);
50
51
52 end Behavioral;
53
54
```



Test Benche:


```
stimulus: process
39
        variable i, j : integer;
40
      begin
41
        for i in 0 to 15 loop
42
          for j in 0 to 15 loop
43
            A <= std_logic_vector(to_unsigned(i, 4));
44
            B <= std_logic_vector(to_unsigned(j, 4));</pre>
45
            Cin <= '0'; wait for 10 ns;
46
            Cin <= '1'; wait for 10 ns;
47
          end loop;
48
        end loop;
49
50
        -- Terminer la simulation
51
        wait;
52
53
      end process;
54
55
56
      END;
57
```





Exercice 2:

• Préparer le fichier d'entrée:




1) Utilisation de l'écriture dans un fichier externe

Dut.vhdl


```
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23 -- Uncomment the following library declaration if
24 -- arithmetic functions with Signed or Unsigned v
25 -- use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if
28 -- any Xilinx primitives in this code.
29 -- library UNISIM;
30 -- use UNISIM. VComponents.all;
31
32 entity dut is
33 Port ( A : in STD_LOGIC;
             F : out STD_LOGIC);
34
35 end dut;
36
37 architecture Behavioral of dut is
38
39 begin
40
41 F <= not A;
43 end Behavioral;
44
```

```
Tb dut.vhdl
FMITIT CD_anc IP
END tb_dut;
ARCHITECTURE behavior OF tb_dut IS
    -- Component Declaration for the Unit Under Test (U
    COMPONENT dut
    PORT (
         A : IN std_logic;
          F : OUT std_logic
         );
    END COMPONENT;
   signal A : STD_LOGIC;
   signal F : STD_LOGIC;
    file Fout : TEXT open WRITE_MODE is "output_results
BEGIN
   uut: dut PORT MAP (
           A => A
           F => F
         );
  60
           stimulus: process
  61
           variable Lout : line;
  62
          begin
  63
           a <= '0';
   64
  65
           wait for 100 ns;
           a <= '1';
  66
           wait for 100 ns;
  67
  68
           write(Lout, string'("Input: "));
  69
           write (Lout, a);
  70
           write(Lout, string'(" Output: "));
  71
           write (Lout, f);
  72
           writeline (Fout, Lout);
  73
  74
           wait;
  75
  76
         end process;
      END;
  77
  78
```



2) L'écriture dans STD_OUTPUT à partir d'un test bensh :

```
57
   BEGIN
        uut: dut PORT MAP (
58
59
             A => A,
             F => F
60
61
           );
        STIMULUS: process
62
       variable Lout : line;
63
64
     begin
       a <= '0';
65
       wait for 100 ns;
66
67
       write(Lout, string'("Input: "));
       write(Lout, a);
68
       write(Lout, string'(" Output: "));
69
       write(Lout, f);
70
       writeline (OUTPUT, Lout);
71
72
       a <= '1';
       wait for 100 ns;
7.3
       write(Lout, string'("Input: "));
74
75
       write(Lout, a);
       write(Lout, string'(" Output: "));
76
77
       write(Lout, f);
78
       writeline(OUTPUT, Lout);
79
80
       wait;
81
     end process;
82
83
84 END;
```



Time resolution is 1 ps


Simulator is doing circuit initialization process.

Finished circuit initialization process.

Input: 0 Output: 1 Input: 1 Output: 0

ISim>

3) Lecture à partir d'un fichier externe dans un test Bench :



```
file input_file : text open read_mode is "input_to_read.txt";
BEGIN
    uut: dut PORT MAP (
          a => a,
          b => b,
          sum => sum
        );
  process
   variable line_content : line;
   variable data_read : std_logic_vector(3 downto 0);
  begin
   while not endfile(input_file) loop
            readline(input_file, line_content);
            read(line_content, data_read);
            a <= data_read;
            b <= "0001";
            wait for 100 ns;
            end loop;
        wait;
   end process;
END;
```



4) Lecture de données déliùitées par des espaces à partir d'un fichier externe dans un test Bench :

Dut.vhdl

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values 25 --use IEEE.NUMERIC_STD.ALL;
27 -- Uncomment the following library declaration if insta-
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity dut is
      Port ( a : in STD_LOGIC_VECTOR(3 DOWNTO 0);
33
              b : in STD_LOGIC_VECTOR(3 DOWNTO 0);
34
               sum : out STD_LOGIC_VECTOR(3 DOWNTO 0)
35
36
   end dut;
37
38
39 architecture Behavioral of dut is
41 begin
42 sum <= std_logic_vector(unsigned(a) + unsigned(b));</pre>
43 end Behavioral;
44
45
```

Tb dut.vhdl

```
ARCHITECTURE behavior OF tb_dutRead IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT dut
    PORT (
         a : IN std_logic_vector(3 downto 0);
         b : IN std_logic_vector(3 downto 0);
         sum : OUT std_logic_vector(3 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal a : std_logic_vector(3 downto 0) := (others => '0');
   signal b : std_logic_vector(3 downto 0) := (others => '0');
   --Outputs
   signal sum : std_logic_vector(3 downto 0);
   -- No clocks detected in port list. Replace <clock> below with
   -- appropriate port name
   file input_file : text open read_mode is "input_data.txt";
```

```
-- Instantiate the Unit Under Test (UUT)
66
67
       uut: dut PORT MAP (
              a => a,
68
69
              b \Rightarrow b
70
              sum => sum
            );
71
72
       Stimulus : process
73
74
        variable current_line : line;
75
76
        variable input_a : STD_LOGIC_VECTOR(3 downto 0);
        variable input_b : STD_LOGIC_VECTOR(3 downto 0);
77
78
        begin
        while not endfile(input_file) loop
79
                readline(input_file, current_line);
80
81
                read(current_line, input_a);
82
                read(current_line, input_b);
83
84
                a <= input_a;
85
                b <= input_b;
86
87
                wait for 100 ns;
88
            end loop;
89
90
            wait;
91
        end process;
92
93
   END;
```

