
Tp6: Modélisation de machines à états finis

Exercice 1:

1)



2)

Moore.vhdl

```
32 entity moore is
33 Port (
            clk
                 : in STD_LOGIC;
34
           reset : in STD_LOGIC;
E : in STD_LOGIC;
35
36
            S
                 : out STD_LOGIC
37
38
       );
39 end moore;
40
41 architecture Behavioral of moore is
       type Etat_Type is (Etat0, Etat1, Etat2, Etat3);
42
       signal Etat_present, Etat_futur : Etat_Type := Etat0;
43
44 begin
45 process(clk, reset)
46
       begin
           if reset = '0' then
47
48
               Etat_present <= Etat0;</pre>
49
            elsif rising_edge(clk) then
               Etat_present <= Etat_futur;</pre>
50
           end if;
51
       end process;
52
53
54
55 process(E, Etat_present)
56
       begin
57
           case Etat_present is
               when Etat0 =>
58
```

```
when Etat0 =>
58
                      if E = '1' then
59
                           Etat_futur <= Etat1;</pre>
60
                      else
61
                           Etat_futur <= Etat0;</pre>
62
                      end if;
63
                  when Etat1 =>
64
                      if E = '1' then
65
                           Etat_futur <= Etat2;</pre>
66
                      else
67
                         Etat_futur <= Etat0;</pre>
68
                      end if;
69
                  when Etat2 =>
70
                      if E = '1' then
71
                           Etat_futur <= Etat3;</pre>
72
                      else
73
74
                           Etat_futur <= Etat0;</pre>
                      end if:
75
                      when Etat3 =>
76
                      if E = '1' then
77
                           Etat_futur <= Etat3;</pre>
78
                      else
79
                           Etat_futur <= Etat0;
80
                      end if;
81
             end case;
82
        end process;
83
84
    process(Etat_present)
85
         begin
86
              case Etat_present is
87
                  when Etat3 =>
88
                       S <= '1';
89
                  when others =>
90
                       S <= '0';
91
              end case;
92
         end process;
93
94
     end Behavioral;
95
96
```


Mealy.vhdl

```
architecture Behavioral of mealy is
        type Etat_Type is (Etat0, Etat1, Etat2);
        signal Etat_present, Etat_futur : Etat_Type := Etat0;
43
44 begin
45 process(clk, reset)
       begin
46
            if reset = '0' then
47
                Etat_present <= Etat0;</pre>
48
49
            elsif rising_edge(clk) then
50
                Etat_present <= Etat_futur;</pre>
            end if;
51
        end process;
52
53
54 process(E, Etat_present)
55
        begin
            s <= '0';
56
            case Etat_present is
57
58
                when Etat0 =>
                    if E = '1' then
59
60
                         Etat_futur <= Etat1;</pre>
61
                     else
                         Etat_futur <= Etat0;</pre>
62
                     end if;
63
                when Etat1 =>
64
                    if E = '1' then
65
                         Etat_futur <= Etat2;</pre>
66
                     else
67
                         Etat_futur <= Etat0;</pre>
68
                     end_if;___,
69
                   when Etat2 =>
70
71
                        if E = '1' then
72
                            Etat_futur <= Etat2;</pre>
73
                            S <= '1';
74
                        else
                            Etat_futur <= Etat0;</pre>
75
                        end if;
76
              end case;
77
         end process;
78
79
    end Behavioral;
80
81
---
```

3) Test Bench:

Tb_moore.vhdl

```
process
    begin
         -- Réinitialisation
         reset <= '0';
         wait for 20 ns;
         reset <= '1';
         wait for 20 ns;
         E <= '0'; wait for CLK_PERIOD;</pre>
         E <= '1'; wait for CLK_PERIOD;</pre>
         E <= '1'; wait for CLK_PERIOD;
         E <= '1'; wait for CLK_PERIOD;</pre>
         E <= '0'; wait for CLK_PERIOD;</pre>
         E <= '1'; wait for CLK_PERIOD;</pre>
         E <= '0'; wait for CLK_PERIOD;</pre>
         E <= '1'; wait for CLK_PERIOD;</pre>
         E <= '1'; wait for CLK_PERIOD;</pre>
    end process;
end behavior;
```



Tb_mealy.vhdl


```
82
        process
 83
         begin
 84
              -- Réinitialisation
 85
              reset <= '0';
 86
              wait for 20 ns;
 87
              reset <= '1';
 88
 89
              wait for 20 ns;
 90
 91
              E <= '0'; wait for CLK_PERIOD;
              E <= '1'; wait for CLK_PERIOD;</pre>
 92
              E <= '1'; wait for CLK_PERIOD;</pre>
 93
              E <= '1'; wait for CLK_PERIOD;
 94
              E <= '0'; wait for CLK_PERIOD;
 95
 96
 97
              E <= '1'; wait for CLK_PERIOD;</pre>
              E <= '0'; wait for CLK_PERIOD;
 98
              E <= '1'; wait for CLK_PERIOD;</pre>
 99
              E <= '1'; wait for CLK_PERIOD;</pre>
100
101
              wait:
102
103
          end process;
104 END;
```



4) Les sorties d'une machine de Mealy dépendent des entrées et changent immédiatement (asynchrone), tandis que celles d'une machine de Moore dépendent uniquement de l'état présent et changent sur un front d'horloge (synchrone).

Exercice 2:

1)




2)

Moore.vhdl

```
entity moore is
 32
    Port (
 33
            clk
                     : in STD_LOGIC;
 34
            reset
 35
                     : in
                            STD_LOGIC;
            D_in
                      : in STD_LOGIC;
 36
 37
            Q in
                      : in STD_LOGIC;
            dispense : out STD_LOGIC;
 38
 39
            change
                     : out STD LOGIC
 40
        );
 41
    end moore;
 42
 43
    architecture Behavioral of moore is
        type state_type is (IDLE, Q25, Q50, Q75, dis);
 44
        signal current_state, next_state : state_type := IDLE;
 45
 46
 47
        signal internal_dispense : STD_LOGIC := '0';
        signal internal_change : STD_LOGIC := '0';
 48
 49
 50 begin
    internal_dispense <= '1';
 51
 52 dispense <= internal_dispense;
 53
42
   begin
50
    internal_dispense <= '1';
51
    dispense <= internal_dispense;
52
53
54
55
    change <= internal_change;</pre>
    process(clk, reset)
56
        begin
57
             if reset = '1' then
58
                 current_state <= IDLE;
59
             elsif rising_edge(clk) then
60
                 current_state <= next_state;
61
             end if;
62
        end process;
63
64
     process(current_state, D_in, Q_in)
65
        begin
66
             -- Valeurs par défaut
67
             next_state
                                  <= current_state;</pre>
68
             internal_dispense <= '0';
69
             internal_change
                                  <= '0';
70
71
```

```
case current_state is
  72
                    when IDLE =>
  73
                        if D_{in} = '1' then
  74
                             next_state <= dis;
  75
                        elsif O in = '1' then
  76
                             next_state <= Q25;
  77
  78
                        end if;
  79
                        when 025 =>
  80
                        if D_{in} = '1' then
  81
  82
                             next_state <= dis;
                        elsif Q_in = '1' then
  83
                             next_state <= Q50;
  84
                        end if;
  85
  86
                    when Q50 \Rightarrow
  87
                        if D_{in} = '1' then
  88
                             next_state <= dis;
  89
                        elsif Q_in = '1' then
  90
                             next_state <= Q75;
  91
                        end if;
  92
  93
                    when Q75 \Rightarrow
  94
                        if D_{in} = '1' then
  95
                             next_state <= dis;
  96
  97
                        end if;
 98
                  when dis =>
 99
                       internal_dispense <= '1';
100
                       internal_change <= '1';</pre>
101
                       next_state
                                          <= IDLE;
102
103
                  when others =>
104
                       next_state <= IDLE;
105
              end case;
106
         end process;
107
108
109
110 end Behavioral;
111
112
```



3) Test Bench:


```
ŏь
         stimulus: process
 87
         begin
 88
              reset <= '1';
 89
              wait for 20 ns;
 90
              reset <= '0';
 91
 92
              Q_in <= '1';
 93
             wait for 20 ns;
 94
              Q_in <= '0';</pre>
 95
              wait for 20 ns;
 96
 97
              Q_in <= '1';</pre>
 98
             wait for 20 ns;
 99
             Q_in <= '0';
100
             wait for 20 ns;
101
102
             D_in <= '1';
103
             wait for 20 ns;
104
             D_in <= '0';
105
106
              wait;
107
         end process;
108
109
110
111
112
113 END;
```





Exercice 3:

1)



2)

```
6 entity moore is
 7 Port (
            clk : in STD_LOGIC;
 8
9
            reset : in STD_LOGIC;
10
                : in STD_LOGIC;
                : out STD_LOGIC_VECTOR(1 downto 0)
11
12
        );
13
   end moore;
14
15
16 architecture Behavioral of moore is
   signal count : STD_LOGIC_VECTOR(1 downto 0) := "00";
17
   signal count_int : unsigned(1 downto 0);
18
19 begin
        count_int <= unsigned(count);
20
21
    process(clk, reset)
        begin
22
            if reset = '1' then
23
                count_int <= (others => '0');
24
            elsif rising_edge(clk) then
25
                if up = '1' then
26
                   count_int <= count_int + 1;</pre>
27
28
                else
                    count_int <= count_int - 1;</pre>
29
                end if;
30
            end if;
31
        end process;
32
        cnt <= std_logic_vector(count_int);</pre>
33
34 end Behavioral;
```

3) Test Bench:

```
stimulus: process
 79
 80
        begin
 81
            reset <= '1';
 82
             wait for 20 ns;
             reset <= '0';
 83
             wait for 20 ns;
 84
 85
             up <= '1';
 86
             wait for 40 ns;
 87
             up <= '0';
 88
             wait for 40 ns;
 89
 90
             up <= '0';
 91
             wait for 40 ns;
 92
             up <= '1';
 93
             wait for 40 ns;
 94
 95
             up <= '1';
 96
             wait for 40 ns;
 97
             up <= '0';
98
             wait for 40 ns;
99
100
101
            wait;
102
         end process;
103
104 END;
```

