Mohamed Manessouri
SSE

TP1 : Modélisation << Concurrent >>

Affectations simultanées de signaux << concurent Signal Assignements >> avec des opérateurs logiques :

Exercice 1 : Décodeur 3-to-8 :

1) Les équations de sortie F0-F7 :

F0 = not A & not B & not C; F1 = not A & not B & C; F2 = not A & B & not C; F3 = not A & B & C;

F4 = A & not B & not C; F5 = A & not B & C; F6 = A & B & not C; F7 = A & B & C;

2) Modélisation VHDL du Décodeur 3-to-8 à l'aide des opérateurs logiques :

```
31
32  entity decoder is
33      Port ( A : in  STD_LOGIC;
34             B : in  STD_LOGIC;
35             C : in  STD_LOGIC;
36             F0 : out  STD_LOGIC;
37             F1 : out  STD_LOGIC;
38             F2 : out  STD_LOGIC;
39             F3 : out  STD_LOGIC;
40             F4 : out  STD_LOGIC;
41             F5 : out  STD_LOGIC;
42             F6 : out  STD_LOGIC;
43             F7 : out  STD_LOGIC);
44  end decoder;
45
46  architecture Behavioral of decoder is
47
48  begin
49  F0 <= not A and not B and not C;
50  F1 <= not A and not B and C;
51  F2 <= not A and B and not C;
52  F3 <= not A and B and C;
53  F4 <= A and not B and not C;
54  F5 <= A and not B and C;
55  F6 <= A and B and not C;
56  F7 <= A and B and C;
57  end Behavioral;
58
59
```

decoder.vhd | Design Summary

3) Vérification des résultats à l'aide de Isim :



Object Name	Value
a	1
b	1
c	1
f0	0
f1	0
f2	0
f3	0
f4	0
f5	0
f6	0
f7	1

Exercice 2 : Décodeur d'affichage à 7 segments :

1) Les équations Fa…Fb :

   Fa = not A and not B and not C or not A and B and not C or not A and B and C or A and not B and C or A and B and not C or A and B and C;

   Fb = not A and not B and not C or not A and B and not C or not A and B and C or A and B and not C or A and not B and not C or A and B and C;

   Fc = not A and not B and not C or not A and not B and C or not A and B and C or A and not B and not C or A and not B and C or A and B and not C or A and B and C;

   Fd = not A and not B and not C or not A and B and not C or not A and B and C or A and not B and C or A and B and not C;

   Fe = not A and not B and not C or not A and B and not C or A and B and not C;

   Ff = not A and not B and not C or A and not B and not C or A and not B and C or A and B and not C or A and B and C;

   Fg = not A and B and not C or not A and B and C or A and not B and not C or A and not B and C or A and B and not C;

2) Modélisation VHDL du decoder 7 segments à l'aide des opérateurs logiques :

```
--library UNISIM;
--use UNISIM.VComponents.all;

entity decoder7seg is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           C : in  STD_LOGIC;
           Fa : out  STD_LOGIC;
           Fb : out  STD_LOGIC;
           Fc : out  STD_LOGIC;
           Fd : out  STD_LOGIC;
           Fe : out  STD_LOGIC;
           Ff : out  STD_LOGIC;
           Fg : out  STD_LOGIC);
end decoder7seg;

architecture Behavioral of decoder7seg is

begin
Fa <= (not A and not B and not C) or (not A and B and not C) or (not A and B and C) or (A and not B and C) or (A and B and not C) or (A and B and C);

Fb <= (not A and not B and not C) or (not A and B and not C) or (not A and B and C) or (A and B and not C) or (A and not B and not C) or (A and B and C);

Fc <= (not A and not B and not C) or (not A and not B and C) or (not A and B and C) or (A and not B and not C) or (A and not B and C) or (A and B and not C) or (A and B and C);

Fd <= (not A and not B and not C) or (not A and B and not C) or (not A and B and C) or (A and not B and C) or (A and B and not C);

Fe <= (not A and not B and not C) or (not A and B and not C) or (A and B and not C);

Ff <= (not A and not B and not C) or (A and not B and not C) or (A and not B and C) or (A and B and not C) or (A and B and C);

Fg <= (not A and B and not C) or (not A and B and C) or (A and not B and not C) or (A and not B and C) or (A and B and not C);


end Behavioral;

```

decoder7seg.vhd | Design Summary

3) Vérification des résultats à l'aide de Isim :



Objects

Simulation Objects for decoder7seg

Object Name	Value
a	1
b	1
c	1
fa	1
fb	1
fc	1
fd	0
fe	0
ff	1
fg	0

Name	Value
a	1
b	1
c	1
fa	1
fb	1
fc	1
fd	0
fe	0
ff	1
fg	0

Affectations conditionnelles de signaux :

Exercice 1 :

1) Les équations de sorties Y et Z :
   Y = not A and B and not C and not D or A and not B and not C and not D;
   Z = not A and not B and C and not D or A and not B and not C and not D;
2) Modélisation VHDL de l'encodeur 4-to-2 :

```
31
32  entity Encode4to2 is
33      Port ( A : in  STD_LOGIC;
34             B : in  STD_LOGIC;
35             C : in  STD_LOGIC;
36             D : in  STD_LOGIC;
37             Y : out  STD_LOGIC;
38             Z : out  STD_LOGIC);
39  end Encode4to2;
40
41  architecture Behavioral of Encode4to2 is
42
43  begin
44
45  Y <= '0' when (A ='0' and B ='0' and C='0' and D='1' ) else
46       '0' when (A= '0' and B ='0' and C ='1' and D ='0' ) else
47       '1' when (A= '0' and B ='1' and C ='0' and D ='0' )  else
48       '1' when (A= '1' and B ='0' and C ='0' and D ='0' )  else
49       '0';
50
51  Z <= '0' when (A= '0' and B ='0' and C ='0' and D ='1' ) else
52       '1' when (A= '0' and B ='0' and C ='1' and D ='0' ) else
53       '0' when (A= '0' and B ='1' and C ='0' and D ='0')  else
54       '1' when (A= '1' and B ='0' and C ='0' and D ='0')  else
55       '0';
56
57
58  end Behavioral;
59
```

3) Vérification des résultats :





Affectations sélectionnées de signaux :

Exercice1 :

1) L'équation de F :

F = not sel1 and not sel0 and A
Or not sel1 and sel0 and B
Or sel1 and not sel0 and C
Or sel1 and sel0 and D;

2) Modélisation VHDL:

```
31
32  entity mult4to1 is
33      Port ( A : in  STD_LOGIC;
34             B : in  STD_LOGIC;
35             C : in  STD_LOGIC;
36             D : in  STD_LOGIC;
37             Sel : in  STD_LOGIC_VECTOR (1 downto 0);
38             F : out  STD_LOGIC);
39  end mult4to1;
40
41  architecture Behavioral of mult4to1 is
42
43  begin
44     with Sel select
45         F <= A when "00",
46              B when "01",
47              C when "10",
48              D when "11",
49              '0' when others;
50
51
52  end Behavioral;
53
54
```

mult4to1.vhd | Design Summary

3) Vérification des résultats:





Exercice 2:

1) Les équations de sortie de F :
   W = not sel1 and not sel0 and A;
   X = not sel1 and sel0 and A;
   Y = sel1 and not sel0 and A;
   Z = sel1 and sel0 and A;

2) Modélisation VHDL :

```
31
32  entity demultlto4 is
33      Port ( A : in  STD_LOGIC;
34             Sel : in  STD_LOGIC_VECTOR(1 downto 0);
35             W : out  STD_LOGIC;
36             X : out  STD_LOGIC;
37             Y : out  STD_LOGIC;
38             Z : out  STD_LOGIC);
39  end demultlto4;
40
41  architecture Behavioral of demultlto4 is
42
43  begin
44      with Sel select
45          W <= A when "00",
46               '0' when others;
47      with Sel select
48          X <= A when "01",
49               '0' when others;
50      with Sel select
51          Y <= A when "10",
52               '0' when others;
53      with Sel select
54          Z <= A when "11",
55               '0' when others;
56  end Behavioral;
57
```

3) Vérification des résultats :




Objects
Simulation Objects for demult1to4
bject Name
Value
a
1
sel[1:0]
00
w
1
x
0
y
0
z
0
Name
Value
a
1
sel[1:0]
00
[1]
0
[0]
0
w
1
x
0
y
0
z
0
1,000,000 ps
999,997 ps
999,998 ps
999,999 ps
1,000,000 p
UU