

Tutorial 7

Using the Spartan-3E Starter Board LCD Display with a Counter (with ISE 10.1)

Introduction

The LCD (Liquid Crystal Display) in question is included with the Spartan-3E Starter Board Kit sold by both Digilent. LCD's in general offer a cheap and convenient way to deliver information from electronic devices. Indeed, it is that very convenience that has led to the LCD's near ubiquity in today's electronic world.

Information relevant to the LCD's operation is in the previous tutorial, where the LCD was used to display "FPGA". Other than the alteration of the main state machine, this lab is a near duplicate of the previous.

Writing numbers on the LCD is surprisingly simple. The chart in the previous lab or manual specifies that for the numbers 0-9 the upper data nibble is always 3. Furthermore, the lower data nibble corresponds exactly to the number. Thus, the number 8, is "0011" concatenated with "1000", or 0x38.

Objective

To use the S3E Starter Board's LCD display to display the consecutive numbers of a counter up to 9, and learn more about digital logic design in the process.

Process

- 1. Implement hardware to control the LCD.
- 2. Verify the hardware in software (MODELSIM).
- 3. Program the S3E Starter Kit Board.

Implementation

Again, this project requires 3 state machines. One for the power on initialization sequence, one to transmit commands and data to the LCD and lastly, one to start the power on initialization sequence, then configure and write to the LCD. In this case, the main state machine that controls the others will never end. Instead it will loop forever, setting the DD-RAM address to 0x00, and then writing the character that corresponds to the number of a counter. Here, the main state machine initializes the display as detailed previously, but then deviates by

continuously setting the address to 0x00 and writing a character updated by a counter implemented as a separate process. See figure 1.




Figure 2 is a 30ms simulation of properly working LCD-Counter hardware. Notice how although the number being displayed doesn't change, the main state machine continues to loop and set the address to 0x00 and rewrite the character.




Figure 2: 30 ms Simulation

NOTE: ISE Simulator may cause a memory error due to lack of recources

Figure 3 shows an actual change in the number being displayed.




Figure 3: Actual Change

```
-Written by Rahul Vora
-- for the University of New Mexico
--rhlvora@gmail.com
library IEEE;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
--- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComps1nts.all;
entity lcd is
         clk, reset : in std logic;
         SF_D: out std_logic_vector(3 downto 0);
LCD_E, LCD_RS, LCD_RW, SF_CE0: out std_logic;
         LED: out std logic vector(7 downto 0)
end lcd;
architecture behavior of lcd is
type display state is (init, function_set, s1, entry_set, s2, set_display, s3, clr_display, s4, pause, set_addr, s5,
update, s6, done);
signal cur state : display state := init;
signal SF D0, SF D1: std logic vector(3 downto 0);
signal LCD E0, LCD E1: std logic;
signal mux : std logic;
type tx_sequence is (high_setup, high_hold, oneus, low_setup, low_hold, fortyus, done);
signal tx state : tx sequence := done;
signal tx_byte : std_logic_vector(7 downto 0);
signal tx init : std logic := '0';
signal tx_rdy : std_logic := '0';
type init sequence is (idle, fifteenms, s1, s2, s3, s4, s5, s6, s7, s8, done);
signal init state : init sequence := idle;
signal init_init, init_done : std logic := '0';
signal i : integer range 0 to 750000 := 0;
signal i2: integer range 0 to 2000 := 0;
signal i3: integer range 0 to 82000 := 0;
signal i4: integer range 0 to 500000000 := 0;
signal num : std logic vector(3 downto 0);
begin
         LED <= tx byte; --for diagnostic purposes
         SF CE0 <= '1'; --disable intel strataflash
         LCD RW \le 0'; --write only
         --when to transmit a command/data and when not to
         with cur state select
                  tx init <= '1' when function set | entry set | set display | clr display | set addr | update,
                            '0' when others;
         --control the bus
         with cur state select
                  \overline{} mux <= '1' when init,
                            '0' when others;
         --control the initialization sequence
         with cur_state select
```

```
init init \leq '1' when init,
                  '0' when others;
--register select
with cur_state select
         LCD RS \le 0' \text{ when } s1|s2|s3|s4|s5,
                  '1' when others;
with cur state select
         tx_byte <= "00101000" when s1,
                  "00000110" when s2, 
"00001100" when s3, 
"00000001" when s4,
                  "10000000" when s5,
                  "0011"&num when s6,
                  "00000000" when others;
counter: process(clk, reset)
begin
         if(reset = '1') then
                  i4 < = 0;
                  num <= "0000";
         elsif(clk='1' and clk'event) then
                  if(i4 = 50000000) then
                           i4 <= 0;
                           if(num = "1001") then
                                     num <= "0000";
                           else
                                     num <= num + '1';
                           end if;
                  else
                           i4 \le i4 + 1;
                  end if;
         end if;
end process counter;
--main state machine
display: process(clk, reset)
begin
         if(reset='1') then
                  cur state <= init;
         elsif(clk='1' and clk'event) then
                  case cur state is
                           when init =>
                                     if(init done = '1') then
                                              cur_state <= function_set;</pre>
                                     else
                                              cur state <= init;
                                     end if;
                           when function set =>
                                     cur state \leq s1;
                           when s1 =>
                                     if(tx_rdy = '1') then
                                              cur state <= entry set;
                                     else
                                              cur state \leq s1;
                                     end if;
                           when entry set =>
                                     cur_state <= s2;
                           when s2 =>
                                     if(tx_rdy = '1') then
                                              cur state <= set display;
                                     else
                                              cur state <= s2;
                                     end if;
```

```
cur_state <= s3;
                          when s3 =>
                                   if(tx rdy = '1') then
                                            cur_state <= clr_display;</pre>
                                   else
                                            cur state <= s3;
                                   end if;
                          when clr_display =>
                                   cur state <= s4;
                          when s4 =>
                                   i3 <= 0;
                                   if(tx_rdy = '1') then
                                            cur state <= pause;
                                   else
                                            cur_state <= s4;
                                   end if;
                          when pause =>
                                   if(i3 = 82000) then
                                            cur_state <= set_addr;
                                            i3 < = 0;
                                   else
                                            cur_state <= pause;
i3 <= i3 + 1;</pre>
                                   end if;
                          when set_addr =>
                                   cur_state <= s5;
                          when s5 =>
                                   if(tx rdy = '1') then
                                            cur_state <= update;
                                   else
                                            cur state <= s5;
                                   end if;
                          when update =>
                                   cur state <= s6;
                          when s6 =>
                                   if(tx_rdy = '1') then
                                            cur_state <= set_addr;
                                   else
                                            cur state <= s6;
                                   end if;
                          when done =>
                                   cur_state <= done;</pre>
                 end case;
        end if;
end process display;
with mux select
        SF D \leq SF_D0 when '0', --transmit
                 SF D1 when others;
                                           --initialize
with mux select
        LCD_E \le LCD_E0 when '0', --transmit
                 LCD E1 when others; --initialize
with tx state select
        tx_rdy <= '1' when done,
                 '0' when others;
```

when set_display =>

```
with tx state select
         LCD E0 <= '0' when high_setup | oneus | low_setup | fortyus | done,
                  '1' when high hold | low hold;
with tx_state select
         SF D0 <= tx byte(7 downto 4) when high setup | high hold | oneus,
                  tx_byte(3 downto 0) when low_setup | low_hold | fortyus | done;
--specified by datasheet
transmit: process(clk, reset, tx init)
begin
         if(reset='1') then
                  tx state <= done;
         elsif(clk='1" and clk'event) then
                  case tx state is
                           when high_setup => -40ns
                                     if(i2 = 2) then
                                              tx_state <= high hold;</pre>
                                              i2 <= 0;
                                     else
                                              tx state <= high setup;
                                              i2^- <= i2 + 1;
                                     end if;
                           when high hold => -230ns
                                     if(\bar{i}2 = 12) then
                                              tx_state <= oneus;
                                              i2^- <= 0;
                                     else
                                              tx state <= high hold;
                                              i2^- <= i2 + 1;
                                     end if;
                           when oneus =>
                                     if(i2 = 50) then
                                              tx_state <= low_setup;</pre>
                                              i2^{-} <= 0;
                                     else
                                              tx_state <= oneus;</pre>
                                              i2 \le i2 + 1;
                                     end if;
                           when low setup =>
                                     if(i2 = 2) then
                                              tx_state <= low_hold;
                                              i2 <= 0;
                                     else
                                              tx state <= low setup;
                                              i2 <= i2 + 1;
                                     end if:
                           when low hold =>
                                     i\overline{f}(i2 = 12) then
                                              tx_state <= fortyus;</pre>
                                              i2 <= 0;
                                     else
                                              tx state <= low hold;
                                              i2 <= i2 + 1;
                                     end if;
                           when fortyus =>
                                     if(i2 = 2000) then
                                              tx state <= done;
                                              i2^{-} <= 0;
                                     else
                                              tx_state <= fortyus;</pre>
                                              i2^{-} <= i2 + 1;
                                     end if;
```

```
when done =>
                                    if(tx init = '1') then
                                             tx_state <= high_setup;</pre>
                                             i2 <= 0;
                                    else
                                             tx_state <= done;
                                             i2^{-} <= 0;
                                    end if:
                 end case;
        end if;
end process transmit;
with init_state select
        init done <= '1' when done,
                  '0' when others;
with init_state select
         "0010" when others;
with init state select
        LCD E1 \le '1' \text{ when } s1 \mid s3 \mid s5 \mid s7,
                  '0' when others;
--specified by datasheet
power_on_initialize: process(clk, reset, init_init) --power on initialization sequence
begin
        if(reset='1') then
                  init state <= idle;
        elsif(clk='1' and clk'event) then
                  case init state is
                           when idle =>
                                    if(init init = '1') then
                                             init state <= fifteenms;</pre>
                                             i < = 0;
                                    else
                                             init state <= idle;
                                             i < = i + 1;
                                    end if;
                           when fifteenms =>
                                    if(i = 750000) then
                                             init state \leq s1;
                                             i <= 0;
                                    else
                                             init state <= fifteenms;</pre>
                                             i < = i + 1;
                                    end if;
                           when s1 =>
                                    if(i = 11) then
                                             init state<=s2;
                                             i < = 0;
                                    else
                                             init_state<=s1;</pre>
                                             i \le i + 1;
                                    end if;
                           when s2 =>
                                    if(i = 205000) then
                                             init_state<=s3;
                                             i < = 0;
                                    else
                                             init state<=s2;
                                             i \le i + 1;
                                    end if;
```

```
when s3 =>
                                             if(i = 11) then
                                                      init state<=s4;
                                                      i < = 0;
                                             else
                                                      init state<=s3;
                                                      i < = i + 1;
                                             end if;
                                    when s4 =>
                                             if(i = 5000) then
                                                      init state<=s5;
                                                      i <= 0;
                                             else
                                                      init state<=s4;
                                                      i < = i + 1;
                                             end if;
                                    when s5 =>
                                             if(i = 11) then
                                                      init state<=s6;
                                                     i < = 0;
                                             else
                                                      init state<=s5;
                                                      i \le i + 1;
                                             end if;
                                    when s6 =>
                                             if(i = 2000) then
                                                      init_state<=s7;
                                                      i < = 0;
                                             else
                                                      init state<=s6;
                                                      i \le i + 1;
                                             end if;
                                    when s7 =>
                                             if(i = 11) then
                                                      init state<=s8;
                                                     i <= 0;
                                             else
                                                     init state<=s7;
                                                      i < = i + 1;
                                             end if;
                                    when s8 =>
                                             if(i = 2000) then
                                                      init state<=done;
                                                      i < = 0;
                                             else
                                                      init state<=s8;
                                                      i < = i + 1;
                                             end if;
                                    when done =>
                                             init_state <= done;</pre>
                           end case:
                 end if;
         end process power_on_initialize;
end behavior;
```

This tutorial was written by Rahul Vora. Rahul is an engineering student in the department of Electrical and Computer Engineering at the University of New Mexico. He can be reached at rvora@unm.edu.

This tutorial was revised by Brian Zufelt. Brian is an engineering student in the department of Electrical and Computer Engineering at the University of New Mexico.