TP1: Modélisation << Concurrent >>

Affectations simultanées de signaux << concurent Signal Assignements >> avec des opérateurs logiques :

Exercice 1: Décodeur 3-to-8:


1) Les équations de sortie F0-F7 :


```
F0 = not A & not B & not C; F1 = not A & not B & C; F2 = not A & B & not C; F3 = not A & B & C;
F4 = A & not B & not C; F5 = A & not B & C; F6 = A & B & not C; F7 = A & B & C;
```

2) Modélisation VHDL du Décodeur 3-to-8 à l'aide des opérateurs logiques :

```
31
32
   entity decoder is
        Port (A: in
                       STD_LOGIC;
33
               B : in STD_LOGIC;
34
35
               C : in STD_LOGIC;
36
               F0 : out
                         STD_LOGIC;
               F1 : out
                         STD_LOGIC;
37
               F2 : out
                         STD_LOGIC;
38
               F3 : out
                         STD_LOGIC;
39
               F4 : out
                         STD_LOGIC;
40
               F5 : out
                         STD_LOGIC;
41
               F6 : out
                         STD_LOGIC;
42
               F7 : out
                         STD_LOGIC);
43
   end decoder;
44
45
   architecture Behavioral of decoder is
46
47
48 begin
   FO <= not A and not B and not C;
50 F1 <= not A and not B and C;
51 F2 <= not A and B and not C;
52 F3 <= not A and B and C;</p>
53 F4 <= A and not B and not C;
54 F5 <= A and not B and C;</p>
55 F6 <= A and B and not C;
56 F7 <= A and B and C;
57 end Behavioral;
58
59
  decoder.vhd
                          Design Summary
```

3) Vérification des résultats à l'aide de Isim :





Exercice 2 : Décodeur d'affichage à 7 segments :

1) Les équations Fa...Fb:

Fa = not A and not B and not C or not A and B and not C or not A and B and C or A and not B and C or A and B and C or A and B and C;

Fb = not A and not B and not C or not A and B and not C or not A and B and C or A and B and not C or A and B and C;

Fc = not A and not B and not C or not A and not B and C or not A and B and C or A and not B and not C or A and B and C or A and B and C;

Fd = not A and not B and not C or not A and B and not C or not A and B and C or A and not B and C or A and B and not C;


Fe = not A and not B and not C or not A and B and not C or A and B and not C;


Ff = not A and not B and not C or A and not B and not C or A and not B and C or A and B and C or A and B and C;

Fg = not A and B and not C or not A and B and C or A and not B and not C or A and not B and C or A and B and not C;

2) Modélisation VHDL du decoder 7 segments à l'aide des opérateurs logiques :

3) Vérification des résultats à l'aide de Isim :





Affectations conditionnelles de signaux :

Exercice 1:


1) Les équations de sorties Y et Z :


Y = not A and B and not C and not D or A and not B and not C and not D; Z = not A and not B and C and not D or A and not B and not C and not D;

2) Modélisation VHDL de l'encodeur 4-to-2 :

```
31
    entity Encode4to2 is
32
       Port ( A : in STD_LOGIC;
33
               B : in STD_LOGIC;
34
               C : in STD_LOGIC;
35
               D : in STD_LOGIC;
36
               Y : out STD_LOGIC;
37
               Z : out STD_LOGIC);
38
    end Encode4to2;
39
40
    architecture Behavioral of Encode4to2 is
41
42
    begin
43
44
    Y <= '0' when (A ='0' and B ='0' and C='0' and D='1' ) else
45
         '0' when (A= '0' and B ='0' and C ='1' and D ='0' ) else
46
         '1' when (A= '0' and B ='1' and C ='0' and D ='0' ) else
47
         '1' when (A= '1' and B ='0' and C ='0' and D ='0' ) else
48
         101;
49
50
    Z <= '0' when (A= '0' and B = '0' and C = '0' and D = '1' ) else
51
         '1' when (A= '0' and B ='0' and C ='1' and D ='0' ) else
52
         '0' when (A= '0' and B ='1' and C ='0' and D ='0') else
53
         '1' when (A= '1' and B ='0' and C ='0' and D ='0') else
54
         '0';
5.5
56
57
    end Behavioral;
5.8
59
```

3) Vérification des résultats :





Affectations sélectionnées de signaux :

Exercice1:


1) L'équation de F:

F = not sel1 and not sel0 and A
Or not sel1 and sel0 and B
Or sel1 and not sel0 and C
Or sel1 and sel0 and D;

2) Modélisation VHDL:

```
31
      entity mult4to1 is
   32
   33
           Port ( A : in STD_LOGIC;
   34
                   B: in
                           STD_LOGIC;
                   C : in STD_LOGIC;
   35
                   D : in STD_LOGIC;
   36
   37
                   Sel : in STD_LOGIC_VECTOR (1 downto 0);
                            STD_LOGIC);
                   F : out
   38
      end mult4to1;
   39
   40
       architecture Behavioral of mult4tol is
   41
   42
   43
      begin
          with Sel select
   44
               F <= A when "00",
   45
   46
                    B when "01",
                    C when "10",
   47
                    D when "11",
   48
                    '0' when others;
   49
   50
   51
      end Behavioral;
   52
   53
   54
4
                        \times \Sigma
                                    Design Summary
                                                        ×
      mult4to1.vhd
```

3) Vérification des résultats:



Exercice 2:

1) Les équations de sortie de F:

0

₫

W = not sel1 and not sel0 and A;

X = not sel1 and sel0 and A;

Y = sel1 and not sel0 and A;

Z = sel1 and sel0 and A;

2) Modélisation VHDL:

```
31
    entity demult1to4 is
32
        Port ( A : in STD_LOGIC;
33
               Sel : in STD_LOGIC_VECTOR(1 downto 0);
34
               W : out STD_LOGIC;
35
               X : out STD_LOGIC;
36
               Y : out STD_LOGIC;
37
               Z : out STD_LOGIC);
38
39
    end demult1to4;
40
    architecture Behavioral of demult1to4 is
41
42
    begin
43
        with Sel select
44
            W <= A when "00",
45
                 '0' when others;
46
        with Sel select
47
48
            X <= A when "01",</pre>
                  '0' when others;
49
        with Sel select
50
            Y \le A when "10",
51
                  '0' when others;
52
        with Sel select
53
            Z \le A when "11",
54
                  '0' when others;
55
56
    end Behavioral;
57
```

3) Vérification des résultats :

