
Tp5 : Modélisation Séquentielle Stockage et registre

Exercice 1:

1) Modèle VHDL modélisant les types de bascule D et test bench :

D_Latch

```
32 entity dLatch is
    Port ( C : in STD_LOGIC;
             D : in STD_LOGIC;
             Q : out STD_LOGIC;
             Qn : out STD_LOGIC);
37 end dLatch;
38
39 architecture Behavioral of dLatch is
40
41 begin
42 process(D,C)
43 begin
   if C = '1' then
44
     Q <= D;
       QN <= not D;
47 end if;
48 end process;
49
50 end Behavioral;
51
52
```



Test bench pour D_lach:


```
35 ENTITY Dlach_tb IS
36 END Dlach_tb;
38 ARCHITECTURE behavior OF Dlach_tb IS
       -- Component Declaration for the Unit Under Test (UUT)
41
       COMPONENT dLatch
42
       PORT(

C: IN std_logic;

D: IN std_logic;

Q: OUT std_logic;

Qn: OUT std_logic
44
45
46
      );
END COMPONENT;
49
50
      --Inputs
     signal C : std_logic := '0';
53
      signal D : std_logic := '0';
      --Outputs
     signal Q : std_logic;
57
58
      signal Qn : std_logic;
61
62 BEGIN
      -- Instantiate the Unit Under Test (UUT)
      uut: dLatch PORT MAP (
65
          c -> c,
66
            D -> D,
            0 -> 0,
68
            Qn => Qn
69
                       Q -> Q,
 68
                       Qn -> Qn
   69
   70
   71
             process
   72
             begin
   73
   74
             D<- '0'; C <- '0'; wait for 10 ns;
             D <= '1'; wait for 10 ns;
   75
   76
             C <= '1'; wait for 10 ns;
   77
             D <= '0'; wait for 10 ns;
   78
             D <= '1'; wait for 10 ns;
   79
   80
             C <= '0'; wait for 10 ns;
   81
             D <= '0'; wait for 10 ns;
   83
             wait;
   84
             end process;
   85
   86
        END:
   87
   88
```




D_Flip_Flop

```
ЭΙ
    entity dFlipFlop is
32
33
        Port ( Clk : in STD_LOGIC;
                D : in STD_LOGIC;
34
                Q : out STD_LOGIC;
35
                Qn : out STD_LOGIC);
36
    end dFlipFlop;
37
38
39
    architecture Behavioral of dFlipFlop is
40
41
    begin
     process (Clk)
42
        begin
43
            if rising_edge(Clk) then
44
                 Q \ll D;
45
                 Qn \le not D;
46
            end if;
47
        end process;
48
49
    end Behavioral;
50
51
```

Testbench pour D Flip Flop:

```
Clk_Process: process
71
        begin
72
            Clk <= '0';
73
            wait for 10 ns;
74
            Clk <= '1';
75
            wait for 10 ns;
76
        end process;
77
78
        Stimulus : process
79
        begin
80
        D <= '0'; wait for 25 ns;
81
        D <= '1'; wait for 20 ns;
82
        D <= '0'; wait for 20 ns;
83
        D <= '1'; wait for 20 ns;
84
        D <= '0'; wait for 20 ns;
85
        D <= '1'; wait for 20 ns;
86
        D <= '0'; wait for 20 ns;
87
        D <= '1'; wait for 20 ns;
88
        D <= '0'; wait for 20 ns;
89
        D <= '1'; wait for 20 ns;
90
        D <= '0'; wait for 20 ns;
91
        D <= '1'; wait for 20 ns;
92
        wait;
93
94
95
        end process;
96
   END;
97
```




D_Flip_Flop avec réinitialisations asynchrones

```
entity DflipFLopReinAssync is
:3
       Port ( R : in STD_LOGIC;
               Clk : in STD_LOGIC;
4
5
               D : in STD_LOGIC;
               Q : out STD_LOGIC;
6
:7
               Qn : out STD_LOGIC);
   end DflipFLopReinAssync;
8
9
   architecture Behavioral of DflipFLopReinAssync is
. 0
:1
2
  begin
:3
   process (R, Clk)
       begin
4
           if R = '0' then
.5
                Q <= '0';
6
7
                Qn <= '1';
8
9
           elsif rising_edge(Clk) then
0
                Q \ll D;
                Qn \le not D;
1
            end if:
2
3
       end process;
4
5
   end Behavioral;
6
. 7
```

Test Bench pour D_Flip_Flop avec réinitialisations asynchrones

```
--Inputs
  signal R : std_logic := '1';
  signal Clk : std_logic := '0';
  signal D : std_logic := '0';
  --Outputs
  signal Q : std_logic;
  signal Qn : std_logic;
   -- Clock period definitions
  constant Clk_period : time := 10 ns;
BEGIN
   -- Instantiate the Unit Under Test (UUT)
  uut: DflipFLopReinAssync PORT MAP (
         R => R,
         Clk => Clk,
         D => D,
         Q => Q,
          Qn => Qn
```

```
Clk_process :process
 77
        begin
          Clk <= '0';
 78
           wait for Clk_period/2;
 79
 80
           Clk <= '1';
           wait for Clk_period/2;
        end process;
 83
 84
 85
        stim_proc: process
 86
        begin
          R <= '0';
 87
             wait for 20 ns;
 88
 89
             R <= '1';
D <= '0';
             wait for clk_period * 2;
 93
            D <= '1';
 94
             wait for clk_period * 2;
 95
 96
             D <= '0';
             wait for clk_period / 2;
             R <= '0';
100
             wait for clk_period;
101
           wait;
102
        end process;
103
104
```



D_Flip_Flop avec Asynchrones Reset and Preset


```
entity dFLipFLopAsync is
32
33
      Port (R : in STD_LOGIC;
             P : in STD_LOGIC;
34
              Clk : in STD_LOGIC;
35
             D : in STD_LOGIC;
36
37
             Q : out STD_LOGIC;
38
             Qn : out STD_LOGIC);
39 end dFLipFLopAsync;
40
41
   architecture Behavioral of dFLipFLopAsync is
42
43 begin
44 process(R, P, Clk)
      begin
45
           if (R = '0') then
46
               Q <= '0';
47
               Qn <= '1';
48
49
           elsif (P = '0') then
              Q <= '1';
51
               Qn <= '0';
52
53
           elsif rising_edge(Clk) then
54
              Q <= D;
               Qn <= NOT D;
56
           end if;
57
       end process;
59
60 end Behavioral;
61
62
```

Test bench pour D_Flip_Flop avec Asynchrones Reset and Preset

```
BEGIN
```

```
-- Instantiate the Unit Under Test (UUT)
uut: dFLipFLopAsync PORT MAP (
       R \Rightarrow R
       P => P,
       Clk => Clk,
       D => D,
       Q => Q,
       Qn => Qn
     );
process
begin
     while true loop
         Clk <= '0';
         wait for 10 ns;
         Clk <= '1';
         wait for 10 ns;
     end loop;
 end process;
```

```
88
 89
         process
 90
         begin
             R <= '1'; P <= '1'; D <= '0'; wait for 20 ns;
 91
 92
             R <= '0'; P <= '1'; wait for 20 ns;
 93
             R <= '1'; wait for 20 ns;
 94
 95
             R <= '1'; P <= '0'; wait for 20 ns;
 96
             P <= '1'; wait for 20 ns;
 97
 98
             R <= '1'; P <= '1'; D <= '1'; wait for 30 ns;
 99
100
             wait for 10 ns;
101
             D <= '0'; wait for 20 ns;
102
103
             D <= '1'; wait for 20 ns;
104
105
             wait:
106
         end process;
107
108
     END;
109
110
```




D_Flip_Flop avec Synchrone Enable

```
entity DFlipFlopSynchEn is
32
        Port ( Rbar : in STD_LOGIC;
33
                Pbar : in STD_LOGIC;
34
35
                CLk : in STD_LOGIC;
                En : in STD_LOGIC;
36
                D : in STD_LOGIC;
37
                Q : out STD_LOGIC;
38
                Qn : out STD_LOGIC);
39
    end DFlipFlopSynchEn;
40
41
    architecture Behavioral of DFlipFlopSynchEn is
42
43
    begin
44
45
    process (Rbar, Pbar, Clk)
        begin
46
             if Rbar = '0' then
47
                 Q <= '0';
48
                 Qn <= '1';
49
             elsif Pbar = '0' then
50
                 Q <= '1';
51
                 Qn <= '0';
52
             elsif rising_edge(Clk) then
53
                 if En = '1' then
54
                     Q <= D;
55
                     Qn \le not D;
56
57
                 end if;
             end if;
58
        end process;
59
60
    end Behavioral;
61
62
63
```

Testbench pour D_Flip_Flop avec Synchrone Enable

```
-- Clock process definitions
 82
 83
         CLk_process :process
        begin
 84
            CLk <= '0';
 85
            wait for CLk_period/2;
 86
            CLk <= '1';
 87
 88
            wait for CLk_period/2;
         end process;
 89
 90
 91
         -- Stimulus process
 92
         stim_proc: process
 93
        begin
 94
              Rbar <= '0'; Pbar <= '1'; En <= '1'; D <= '0';
 95
              wait for clk_period;
 96
 97
              Rbar <= '1'; Pbar <= '0';
 98
              wait for clk_period;
 99
100
              Rbar <= '1'; Pbar <= '1'; En <= '0';
101
              wait for clk_period;
102
103
              En <= '1'; D <= '0';
104
              wait for clk_period;
105
106
              D <= '1';
107
              wait for clk_period;
108
109
            wait;
110
         end process;
111
112
113
     END;
114
```




Exercice 2:

 Register avec Enables 4 bits Modèle VHDL avec generate

```
entity registerEnable is
32
33
       Generic (
            N : integer := 4
3.4
35
         Port (
36
             clk : in STD_LOGIC;
reset : in STD_LOGIC;
            clk
38
             EN : in STD_LOGIC;
             D_in : in STD_LOGIC_VECTOR(N-1 downto 0);
Q_out : out STD_LOGIC_VECTOR(N-1 downto 0)
40
41
42
43 end registerEnable;
44
45 architecture Behavioral of registerEnable is
   signal reg : STD_LOGIC_VECTOR(N-1 downto 0);
46
   gen_reg: for i in 0 to N-1 generate
             process(clk, reset)
             begin
                 if reset = '0' then
51
                     reg(i) <= '0';
52
                  elsif rising_edge(clk) then
if EN = '1' then
53
54
                         reg(i) <= D_in(i);
55
                       end if;
56
                 end if;
             end process;
        end generate gen_reg;
         Q_out <= reg;
   end Behavioral;
62
```

Test bench:

```
73
        clk_process: process
 74
         begin
              while true loop
 75
 76
                  clk <= not clk;
                  wait for 10 ns;
 77
              end loop;
 78
 79
         end process;
 80
        stim_proc: process
 81
 82
        begin
             reset <= '0';
 83
             wait for 20 ns;
 84
 85
             reset <= '1';
 86
             wait for 20 ns;
 87
             EN <= '1';
 88
             D_in <= "1010";
 89
             wait for 20 ns;
 90
 91
             en <= '0';
 92
             D_in <= "1100";
 93
 94
              wait for 20 ns;
 95
           wait;
 96
        end process;
 97
 98
    END;
 99
100
```




2) Shift Registers:

Modèle VHDL:

```
31
    entity ShiftRegister is
32
        Port ( clk : in STD_LOGIC;
33
                reset : in STD_LOGIC;
34
                Din : in STD_LOGIC;
35
                Dout : out STD_LOGIC_VECTOR(3 downto 0)
36
37
                );
    end ShiftRegister;
38
39
    architecture Behavioral of ShiftRegister is
40
    signal reg : STD_LOGIC_VECTOR(3 downto 0);
41
42
    begin
    process(clk, reset)
43
        begin
44
            if reset = '0' then
45
                 reg <= (others => '0');
46
                 elsif rising_edge(clk) then
47
                 reg <= Din & reg(3 downto 1);
48
            end if;
49
        end process;
50
    Dout <= reg;
51
    end Behavioral;
52
53
54
```

Test Bench:

```
72
         clk_process: process
          begin
 73
              while true loop
 74
 75
                   clk <= not clk;
                  wait for 10 ns;
 76
              end loop;
 77
          end process;
 78
 79
 80
         -- Stimulus process
 81
         stim_proc: process
 82
         begin
 83
            reset <= '0';
 84
            wait for 20 ns;
 85
            reset <= '1';
 86
 87
            Din <= '1';
 88
            wait for 20 ns;
 89
            Din <= '0';
 90
            wait for 20 ns;
 91
            Din <= '1';
 92
            wait for 20 ns;
 93
            Din <= '1';
 94
            wait for 20 ns;
 95
 96
            wait;
 97
         end process;
 98
 99
     END;
100
```



3) Registres sur un Bus de données Modèle VHDL :

```
entity bus_registers is
         Port ( clk : in STD_LOGIC;
  33
                 reset : in STD_LOGIC;
  34
                 A_EN : in STD_LOGIC;
  35
                 B_EN : in STD_LOGIC;
  36
                 C_EN : in STD_LOGIC;
  37
                 Din : in STD_LOGIC_VECTOR (7 downto 0);
  38
                 A : out STD_LOGIC_VECTOR (7 downto 0);
  3.9
                 B : out STD_LOGIC_VECTOR (7 downto 0);
  40
                 C : out STD_LOGIC_VECTOR (7 downto 0));
  41
      end bus_registers;
  42
  43
  44 architecture Behavioral of bus_registers is
  45 signal regA : STD_LOGIC_VECTOR(7 downto 0) := (others -> '0');
      signal regB : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
  47 signal regC : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
8 begin
9 process(clk, reset)
      begin
0
           if reset = '1' then
1
               regA <= (others => '0');
2
3
               regB <= (others => '0');
               regC <- (others -> '0');
4
           elsif rising_edge(clk) then
5
               if A_EN = '1' then
6
                   reqA <= Din;
7
8
               end if:
               if B_EN = '1' then
9
                   regB <= Din;
0
               end if:
1
               if C_EN = '1' then
2
                   regC <= Din;
3
               end if:
4
           end if:
5
      end process;
6
7
     A <= regA;
8
      B <= regB;
9
      C <= regC;
0
1
2 end Behavioral;
```

Test Bench:

```
LIBRARY ieee;
        USE ieee.std_logic_1164.ALL;
    29
    30
        -- Uncomment the following library declaration if using
    31
        -- arithmetic functions with Signed or Unsigned values
    32
        --USE ieee.numeric_std.ALL;
    33
    34
    35 ENTITY THREE_TB IS
    36 END THREE_TB;
    37
        ARCHITECTURE behavior OF THREE_TB IS
    38
    39
            -- Component Declaration for the Unit Under Test (UUT)
    40
    41
            COMPONENT bus_registers
    42
            PORT (
    43
                 clk : IN std_logic;
    44
                reset : IN std_logic;
    45
    46
                A_EN : IN std_logic;
                 B_EN : IN std_logic;
    47
                 C_EN : IN std_logic;
    48
                 Din : IN std_logic_vector(7 downto 0);
    49
                 A : OUT std_logic_vector(7 downto 0);
    50
                B : OUT std_logic_vector(7 downto 0);
C : OUT std_logic_vector(7 downto 0)
    51
    52
    53
                );
            END COMPONENT;
    54
        --Inputs
57
        signal clk : std_logic := '0';
58
        signal reset : std_logic := '0';
59
        signal A_EN : std_logic := '0';
50
        signal B_EN : std_logic := '0';
51
        signal C_EN : std_logic := '0';
52
        signal Din : std_logic_vector(7 downto 0) := (others => '0');
53
54
        --Outputs
55
        signal A : std_logic_vector(7 downto 0);
56
        signal B : std_logic_vector(7 downto 0);
57
        signal C : std_logic_vector(7 downto 0);
58
59
10
    BEGIN
7.1
12
13
        -- Instantiate the Unit Under Test (UUT)
        uut: bus_registers PORT MAP (
14
                clk => clk,
15
                reset => reset,
16
                A_EN => A_EN,
17
18
                B_EN => B_EN,
                C_EN => C_EN,
19
                Din => Din,
30
                A => A,
31
                B => B,
32
33
                C => C
34
              );
35
```

```
85
           clk_process: process
   86
            begin
   87
                 while true loop
   88
                      clk <= not clk;
   89
                      wait for 10 ns;
   90
                 end loop;
   91
             end process;
   92
   93
           -- Stimulus process
   94
           stim_proc: process
   95
   96
           begin
           reset <= '1';
   97
           wait for 20 ns;
   98
           reset <= '0';
  99
 100
           Din <= "1010101010"; A_EN <= '1'; wait for 20 ns;
 101
                 A_EN <= '0';
 102
           Din <= "11001100"; B_EN <= '1'; wait for 20 ns;
 103
                 B_EN <= '0';
 104
           Din <= "111100000"; C_EN <= '1'; wait for 20 ns;
 105
 106
                 C_EN <= '0';
               wait;
 107
 108
           end process;
 109
       END;
 110
Objects
                    ⊕ □ Ø X
Simulation Objects for three_tb
                                 Name
                                          Value
                                                0 ns
                                                                      |500 ns
4 4 H 4 U
                                   🔓 clk
                                         1
                             Ø
 Object Name
               Value
                                         0
   🌡 clk
               1
                                         0
                                    🔓 a_er
cik
reset
a_en
b_en
c_en
c_en
               0
                                         0
                                    🔓 b_en
               0
                             Œ
                                    c_en
                                         0
               0
                                                                    11110000
                                    🥉 din[7
                                         1111006
                             9
               11110000
                                                                   10101010
                                         1010101
                             œ
  a[7:0]
Þ
               10101010
                                                                   11001100
                                         1100110
b (7:0)c(7:0)
               11001100
                                                                    11110000
                                         1111006
                             ≇
                                    🥈 c[7:0
               11110000
```