Tp 3 : Modélisation séquentielle


Exercice 1:


1) Approche d'affectation des signaux :

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declara
24 -- arithmetic functions with Signed or Uns
25 -- use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declara
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity affecSign is
                                                              affecSign:1
33
     Port ( A : in bit;
              F : out bit);
34
35 end affecSign;
                                                                   inv
36
                                                      \Delta
37 architecture Behavioral of affecSign is
38 signal B:bit;
                                                               F_imp_F1
39 begin
40 B <= A;
41 F <= not B;
                                                               affecSign
42
   end Behavioral:
43
44
```

2) Visualiser les chronogrammes des signaux A, B, F:

```
26 -- simulation model.
                                                                     58
                                                                         BEGIN
                                                                     59
28 LIBRARY ieee;
                                                                     60
29 USE ieee.std_logic_1164.ALL;
                                                                            -- Instantiate the Unit Under Test (UUT)
                                                                     61
                                                                            uut: affecSign PORT MAP (
31 -- Uncomment the following library declaration if using
                                                                     63
                                                                                   A => A.
32 -- arithmetic functions with Signed or Unsigned values
                                                                     64
                                                                                   F => F
33 --USE ieee.numeric_std.ALL;
                                                                     65
                                                                                 );
                                                                     66
35 ENTITY affectSignal IS
                                                                              -- Stimulus process
                                                                     67
36 END affectSignal;
                                                                            stim_proc: process
                                                                     68
                                                                            begin
                                                                     69
38 ARCHITECTURE behavior OF affectSignal IS
                                                                               -- hold reset state for 100 ns.
                                                                     70
39
                                                                               A <= '0'; wait for 30 ns;
        -- Component Declaration for the Unit Under Test (UUT)
40
41
                                                                               A <= '1'; wait for 30 ns;
       COMPONENT affecSign
                                                                     74
43
       PORT (
                                                                               A <= '0'; wait for 30 ns;
            A : IN bit;
                                                                     75
44
           F : OUT bit
                                                                     76
45
                                                                               A <= '1'; wait for 30 ns;
                                                                     77
       END COMPONENT:
                                                                     78
47
                                                                               A <= '1'; wait for 30 ns;
                                                                     79
48
49
                                                                     80
      --Inputs
                                                                            end process;
                                                                     81
       signal A : bit := '0';
51
52
                                                                     83
       --Outputs
53
                                                                     84 END;
      signal F : bit;
                                                                     85
```






3) Approche variable:

```
--use UNISIM.VComponents.all;
31
   entity approcheVar is
32
     Port ( A : in STD_LOGIC;
33
              B : in STD_LOGIC;
34
              F : out STD_LOGIC);
35
36 end approcheVar;
37
   architecture Behavioral of approcheVar is
38
39
40 begin
41
42 var : process
43 variable B : STD_LOGIC ;
45
   B := not A;
46
    F <= B;
47 end process;
48
49
50 end Behavioral;
51
```

4) Visualiser les chronogrammes des signaux A, B, F:



Exercice 2:

1)

```
entity ifthen is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           C : in STD_LOGIC;
           F : out STD_LOGIC);
end ifthen;
architecture Behavioral of ifthen is
begin
  process(A,B,C)
  begin
     if (A = '0') and B = '0' and C = '0') then
            F <= '1';
     elsif (A = '0' and B = '1' and C = '0') then
            F <= '1';
     elsif (A = '1' and B = '1' and C = '0') then
            F <= '1';
     else
         F <= '0';
     end if;
  end process;
end Behavioral;
```

2)

```
stimulus: process
begin

A <= '0'; B <= '0'; C <= '0';
    wait for 50 ns;

A <= '0'; B <= '1'; C <= '0';
    wait for 50 ns;


A <= '1'; B <= '1'; C <= '0';
    wait for 50 ns;

A <= '1'; B <= '0'; C <= '1';
    wait for 50 ns;

A <= '1'; B <= '1'; C <= '1';
    wait for 50 ns;

A <= '1'; B <= '1'; C <= '1';
    wait for 50 ns;


END;</pre>
```



3)

```
entity cas is
32
        Port (A: in
                       STD_LOGIC;
33
               B: in
                       STD_LOGIC;
34
               C : in
                       STD_LOGIC;
35
               F : out STD_LOGIC);
36
    end cas;
37
38
    architecture Behavioral of cas is
39
40
   begin
41
   process(A, B, C)
42
        variable input_case : std_logic_vector(2 downto 0);
43
44
     begin
45
        input_case := A & B & C;
46
47
        case input_case is
          when "000" => F <= '1';
48
          when "010" => F <= '1';
49
          when "110" => F <= '1';
50
          when others => F <= '0';
51
         end case;
52
        end process;
53
54
   end Behavioral;
55
56
г 7
```

```
62
63 BEGIN
64
       -- Instantiate the Unit Under Test (UUT)
65
       uut: cas PORT MAP (
66
              A => A
67
              B => B,
68
69
              C => C
              F => F
70
71
            );
72
        stimulus: process
73
        A \le '0'; B \le '0'; C \le '0'; wait for 10 ns;
74
75
        A \le '0'; B \le '1'; C \le '0'; wait for 10 ns;
76
77
        A <= '1'; B <= '1'; C <= '0'; wait for 10 ns;
78
79
        A \le '1'; B \le '0'; C \le '1'; wait for 10 ns;
80
81
        A <= '1'; B <= '1'; C <= '1'; wait for 10 ns;
82
83
        A \le '0'; B \le '0'; C \le '1'; wait for 10 ns;
84
85
        wait;
86
      end process;
87
88
89 END;
90
```



Example 1:

Clock process 1:

```
ΔI
          entity clk_Process is
      32
              Port ( CLK : out STD_LOGIC
      33
K)
      34
              );
          end clk_Process;
      35
1
      36
          architecture Behavioral of clk_Process is
      37
%
          signal clk_internal : STD_LOGIC := '0';
      38
%
         begin
      39
      40
          clock_Proc1 : process
      41
            begin
      42
      43
            loop
      44
              clk_internal <= not clk_internal;</pre>
      45
              wait for 50 ns;
      46
            end loop;
              wait;
      47
      48
            end process;
      49
      50
          CLK <= clk_internal;
      51
          end Behavioral;
      52
      53
      54
```



Clock process 2:

```
31
          entity clk_process2 is
      32
Ю
               Port ( clk : out STD_LOGIC;
      33
                      EN : in STD_LOGIC);
      34
          end clk_process2;
      35
10
      36
          architecture Behavioral of clk_process2 is
      37
N
          signal clk_internal : STD_LOGIC := '0';
      38
          begin
      39
%
          clock_Proc2 : process
      40
36
               begin
      41
                   wait until EN = '1';
      42
36
                   loop
      43
                       exit when EN = '0';
      44
                       clk_internal <= not clk_internal;</pre>
      45
                       wait for 50 ns;
      46
                   end loop;
      47
      48
                   clk_internal <= '0';
      49
                   wait until EN = '1';
      50
                   end process;
      51
          clk <= clk_internal;
      52
      53
          end Behavioral;
      54
      55
```



Example 2:

Clock process 3:

```
32
      entity clk_process3 is
           Port ( clk : out STD_LOGIC;
  33
                  EN : in STD_LOGIC);
   34
  35
      end clk_process3;
  36
  37
      architecture Behavioral of clk_process3 is
      signal clk_int : STD_LOGIC := '0';
  38
  39 begin
  40
      clk_process3: process
      begin
  41
           while true loop
  42
               if EN = '1' then
  43
                   clk_int <= not clk_int;
  44
  45
                   wait for 50 ns;
               else
  46
                   clk_int <= '0';
  47
                   wait until EN = '1';
  48
               end if;
  49
           end loop;
  50
      end process;
  51
      clk <= clk_int;
      end Behavioral;
  53
  54
  55
1
  Objects
Simulation Objects for clk_proces...
                   403,998,000 ns 403,998,500 ns 403,999,000 ns 403,999,500 ns 404,000,000 ns 404,000,500 ns 404,001,000 ns
             Name Val
44444
            ø
Object Name Value
                    ©
            (3)
            14
```

Example 3:

Counter:

```
ΔI
          entity counter is
    32
          end counter;
    33
    34
          architecture Behavioral of counter is
    35
          signal Count_Out : INTEGER := 0;
    36
    37 begin
          COunter_proc : process
    38
    39 begin
             for i in 0 to 15 loop
    40
                Count_Out <= i;
    41
               wait for 50 ns;
    42
             end loop;
    43
          end process;
    44
    45
    46
          end Behavioral;
    47
    48
                 Name Valu
                           1,455,496,599,990 ps 1,455,496,599,992 ps 1,455,496,599,994 ps 1,455,496,599,996 ps 1,455,496,599,998 ps
ø
Object Name Value
               Þ
               (3)
               14
Simulation Objects for counter
                 Name
                           |4,512,791,249,990 ps |4,512,791,249,992 ps |4,512,791,249,994 ps |4,512,791,249,996 ps |4,512,791,249,998 ps
44466
               ø
Object Name Value
 La count out
               Œ
               9
```

Example 4:

D_flip_flop :

```
31
         entity D_bascule is
     32
             Port ( Clock : in STD_LOGIC;
     33
答
                    D : in STD_LOGIC;
     34
                    Q : out STD_LOGIC);
     35
         end D_bascule;
     36
     37
3
         architecture Behavioral of D_bascule is
     38
     39
        begin
     40
         D_flip_flop : process(CLock)
     41
          begin
     42
             if (CLock'event and Clock = '1') then
     43
               Q \ll D;
     44
             end if;
     45
          end process;
     46
     47
         end Behavioral;
     48
     49
     50
```

