

TP1 : Modélisation << Concurrent >>

Affectations simultanées de signaux << concurrent Signal Assignments >> avec des opérateurs logiques :

Exercice 1 : Décodeur 3-to-8 :

1) Les équations de sortie F0-F7 :

$F0 = \text{not } A \ \& \ \text{not } B \ \& \ \text{not } C;$ $F1 = \text{not } A \ \& \ \text{not } B \ \& \ C;$ $F2 = \text{not } A \ \& \ B \ \& \ \text{not } C;$ $F3 = \text{not } A \ \& \ B \ \& \ C;$


$F4 = A \ \& \ \text{not } B \ \& \ \text{not } C;$ $F5 = A \ \& \ \text{not } B \ \& \ C;$ $F6 = A \ \& \ B \ \& \ \text{not } C;$ $F7 = A \ \& \ B \ \& \ C;$

2) Modélisation VHDL du Décodeur 3-to-8 à l'aide des opérateurs logiques :

```
31
32 entity decoder is
33     Port ( A : in  STD_LOGIC;
34           B : in  STD_LOGIC;
35           C : in  STD_LOGIC;
36           F0 : out STD_LOGIC;
37           F1 : out STD_LOGIC;
38           F2 : out STD_LOGIC;
39           F3 : out STD_LOGIC;
40           F4 : out STD_LOGIC;
41           F5 : out STD_LOGIC;
42           F6 : out STD_LOGIC;
43           F7 : out STD_LOGIC);
44 end decoder;
45
46 architecture Behavioral of decoder is
47 begin
48     F0 <= not A and not B and not C;
49     F1 <= not A and not B and C;
50     F2 <= not A and B and not C;
51     F3 <= not A and B and C;
52     F4 <= A and not B and not C;
53     F5 <= A and not B and C;
54     F6 <= A and B and not C;
55     F7 <= A and B and C;
56 end Behavioral;
57
58
59
```

decoder.vhd Design Summary

3) Vérification des résultats à l'aide de Isim :



Object Name	Value
a	1
b	1
c	1
f0	0
f1	0
f2	0
f3	0
f4	0
f5	0
f6	0
f7	1

Exercice 2 : Décodeur d'affichage à 7 segments :

1) Les équations Fa...Fb :

$Fa = \text{not } A \text{ and not } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and } C \text{ or } A \text{ and not } B \text{ and } C \text{ or } A \text{ and } B \text{ and not } C \text{ or } A \text{ and } B \text{ and } C;$

$Fb = \text{not } A \text{ and not } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and } C \text{ or } A \text{ and } B \text{ and not } C \text{ or } A \text{ and not } B \text{ and not } C \text{ or } A \text{ and } B \text{ and } C;$

$Fc = \text{not } A \text{ and not } B \text{ and not } C \text{ or not } A \text{ and not } B \text{ and } C \text{ or not } A \text{ and } B \text{ and } C \text{ or } A \text{ and not } B \text{ and not } C \text{ or } A \text{ and not } B \text{ and } C \text{ or } A \text{ and } B \text{ and not } C \text{ or } A \text{ and } B \text{ and } C;$

$Fd = \text{not } A \text{ and not } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and } C \text{ or } A \text{ and not } B \text{ and } C \text{ or } A \text{ and } B \text{ and not } C;$

$Fe = \text{not } A \text{ and not } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and not } C \text{ or } A \text{ and } B \text{ and not } C;$

$Ff = \text{not } A \text{ and not } B \text{ and not } C \text{ or } A \text{ and not } B \text{ and not } C \text{ or } A \text{ and not } B \text{ and } C \text{ or } A \text{ and } B \text{ and not } C \text{ or } A \text{ and } B \text{ and } C;$

$Fg = \text{not } A \text{ and } B \text{ and not } C \text{ or not } A \text{ and } B \text{ and } C \text{ or } A \text{ and not } B \text{ and not } C \text{ or } A \text{ and not } B \text{ and } C \text{ or } A \text{ and } B \text{ and not } C;$


2) Modélisation VHDL du decoder 7 segments à l'aide des opérateurs logiques :

```
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity decoder7seg is
33     Port ( A : in STD_LOGIC;
34           B : in STD_LOGIC;
35           C : in STD_LOGIC;
36           Fa : out STD_LOGIC;
37           Fb : out STD_LOGIC;
38           Fc : out STD_LOGIC;
39           Fd : out STD_LOGIC;
40           Fe : out STD_LOGIC;
41           Ff : out STD_LOGIC;
42           Fg : out STD_LOGIC);
43 end decoder7seg;
44
45 architecture Behavioral of decoder7seg is
46
47 begin
48     Fa <= (not A and not B and not C) or (not A and B and not C) or (not A and B and C) or (A and not B and C) or (A and B and not C) or (A and B and C);
49     Fb <= (not A and not B and not C) or (not A and B and not C) or (not A and B and C) or (A and B and not C) or (A and not B and not C) or (A and B and C);
50     Fc <= (not A and not B and not C) or (not A and not B and C) or (not A and B and C) or (A and not B and not C) or (A and not B and C) or (A and B and not C) or (A and B and C);
51     Fd <= (not A and not B and not C) or (not A and B and not C) or (not A and B and C) or (A and not B and not C) or (A and not B and C) or (A and B and not C) or (A and B and C);
52     Fe <= (not A and not B and not C) or (not A and B and not C) or (A and B and not C);
53     Ff <= (not A and not B and not C) or (A and not B and not C) or (A and not B and C) or (A and B and not C) or (A and B and C);
54     Fg <= (not A and B and not C) or (not A and B and C) or (A and not B and not C) or (A and not B and C) or (A and B and not C);
55
56 end Behavioral;
```

decoder7seg.vhd

Design Summary

3) Vérification des résultats à l'aide de Isim :



Objects			
Simulation Objects for decoder7seg			
Object Name	Value	Name	Value
a	1	a	1
b	1	b	1
c	1	c	1
fa	1	fa	1
fb	1	fb	1
fc	1	fc	1
fd	0	fd	0
fe	0	fe	0
ff	1	ff	1
fg	0	fg	0

Affectations conditionnelles de signaux :

Exercice 1 :

- 1) Les équations de sorties Y et Z :


$Y = \text{not } A \text{ and } B \text{ and not } C \text{ and not } D \text{ or } A \text{ and not } B \text{ and not } C \text{ and not } D;$


$Z = \text{not } A \text{ and not } B \text{ and } C \text{ and not } D \text{ or } A \text{ and not } B \text{ and not } C \text{ and not } D;$

- 2) Modélisation VHDL de l'encodeur 4-to-2 :

```
31
32 entity Encode4to2 is
33     Port ( A : in  STD_LOGIC;
34           B : in  STD_LOGIC;
35           C : in  STD_LOGIC;
36           D : in  STD_LOGIC;
37           Y : out  STD_LOGIC;
38           Z : out  STD_LOGIC);
39 end Encode4to2;
40
41 architecture Behavioral of Encode4to2 is
42
43 begin
44
45 Y <= '0' when (A = '0' and B = '0' and C = '0' and D = '1' ) else
46      '0' when (A = '0' and B = '0' and C = '1' and D = '0' ) else
47      '1' when (A = '0' and B = '1' and C = '0' and D = '0' ) else
48      '1' when (A = '1' and B = '0' and C = '0' and D = '0' ) else
49      '0';
50
51 Z <= '0' when (A = '0' and B = '0' and C = '0' and D = '1' ) else
52      '1' when (A = '0' and B = '0' and C = '1' and D = '0' ) else
53      '0' when (A = '0' and B = '1' and C = '0' and D = '0' ) else
54      '1' when (A = '1' and B = '0' and C = '0' and D = '0' ) else
55      '0';
56
57
58 end Behavioral;
59
```

- 3) Vérification des résultats :





Affectations sélectionnées de signaux :

Exercice1 :

1) L'équation de F :

F = not sel1 and not sel0 and A
 Or not sel1 and sel0 and B
 Or sel1 and not sel0 and C
 Or sel1 and sel0 and D;

2) Modélisation VHDL:

```

31
32 entity mult4to1 is
33     Port ( A : in  STD_LOGIC;
34           B : in  STD_LOGIC;
35           C : in  STD_LOGIC;
36           D : in  STD_LOGIC;
37           Sel : in  STD_LOGIC_VECTOR (1 downto 0);
38           F : out STD_LOGIC);
39 end mult4to1;
40
41 architecture Behavioral of mult4to1 is
42
43 begin
44     with Sel select
45         F <= A when "00",
46             B when "01",
47             C when "10",
48             D when "11",
49             '0' when others;
50
51
52 end Behavioral;
53
54

```

The screenshot shows the VHDL code for a 4-to-1 multiplexer in a text editor. The code is as follows:


```

31
32 entity mult4to1 is
33     Port ( A : in  STD_LOGIC;
34           B : in  STD_LOGIC;
35           C : in  STD_LOGIC;
36           D : in  STD_LOGIC;
37           Sel : in  STD_LOGIC_VECTOR (1 downto 0);
38           F : out STD_LOGIC);
39 end mult4to1;
40
41 architecture Behavioral of mult4to1 is
42
43 begin
44     with Sel select
45         F <= A when "00",
46             B when "01",
47             C when "10",
48             D when "11",
49             '0' when others;
50
51
52 end Behavioral;
53
54

```

The editor window shows the file name 'mult4to1.vhd' and a 'Design Summary' tab.

3) Vérification des résultats:



Exercise 2:

- 1) Les équations de sortie de F :
 $W = \text{not sel1 and not sel0 and A};$
 $X = \text{not sel1 and sel0 and A};$
 $Y = \text{sel1 and not sel0 and A};$
 $Z = \text{sel1 and sel0 and A};$

2) Modélisation VHDL :

```

31
32 entity demult1to4 is
33     Port ( A : in  STD_LOGIC;
34           Sel : in  STD_LOGIC_VECTOR(1 downto 0);
35           W : out STD_LOGIC;
36           X : out STD_LOGIC;
37           Y : out STD_LOGIC;
38           Z : out STD_LOGIC);
39 end demult1to4;
40
41 architecture Behavioral of demult1to4 is
42
43 begin
44     with Sel select
45         W <= A when "00",
46             '0' when others;
47     with Sel select
48         X <= A when "01",
49             '0' when others;
50     with Sel select
51         Y <= A when "10",
52             '0' when others;
53     with Sel select
54         Z <= A when "11",
55             '0' when others;
56 end Behavioral;
57

```

3) Vérification des résultats :

