

# FIFO Design and Verification using UVM

Introduction	3
FIFO Architecture	4
Inputs:	5
Outputs:	5
FIFO Internal Signals & Logic	6
o Internal Registers and Logic	6
o FIFO Control Logic	7
Summary of Signal Roles	8
Verification Plan	9
UVM_TESTBECH_STRUCTURAL	10
How UVM Testbench works	12
1. FIFO Top Module	12
2. FIFO Sequence Item	12
3. FIFO Sequence	12
4. FIFO Configuration Object	12
5. FIFO Environment	13
6. FIFO Test	13
7. FIFO Driver	13
8. FIFO Monitor	13
9. FIFO Agent	13
10. FIFO Scoreboard	14
11. FIFO Coverage	14
Bugs in the design	15
First bug: resetting is not complete	15
Second bug: Not handling overflow if read and write enable are high at the same time	15
Third bug: underflow is sequential not combinational	16
Fourth bug: the counter doesn't handle case of full or empty and write and read enables =	116
Fifth bug: almost full doesn't take a right value	16
FIFO Design after editing bugs	17
FIFO Top module	19
FIFO Interface	19
Assertions table	20
	0.4

share	ed package	24
FIFO	Sequence item	24
FIFO	Reset Sequence	25
FIFO	Read only sequence	26
FIFO	Write and Read Sequence	27
FIFO	) Sequencer	28
FIFO	Configuration object	29
FIFO	) Driver	29
FIFO	) Monitor	30
FIFO	) Agent	31
	) Scoreboard	
FIFO	) Coverage	35
	Environment	
	) Test	
	Source files	
	) Do file	
	ta sim snippets	
	erage report	
0	Assertion Coverage	
0	Function Coverage	
	Code Coverage	
0		
•	Branch coverage	
•	Statement Coverage	
•	Toggle Coverage	50
Figur	re 1: full wave	41
_	e 2: when writing only	
	e 3: when reading only	
_	e 4:when most writese 5: when most reads	
	e 6: when equal read and write	
_	e 7: UVM report	
	e 8: Assertion Coverage from Questa sim	
-	e 9 : Function Coverage from Questa sim	
-	e 10: Directives from Questa sim	

# Introduction

The FIFO (First In, First Out) memory system is a type of data structure used in computer science and digital systems to manage data flow. The core principle of FIFO is that the first piece of data entering the memory is the first to exist. This is comparable to a queue in real life, such as a line at a checkout counter, where the first person in line is served first.

In a FIFO memory system, data is stored in a sequential manner, where the first element is always at the front, and new data is added to the end. It is commonly used in buffering, especially in systems that require synchronization between different data rates, such as communication protocols, audio/video streaming, or data pipelines.

Key Benefits of FIFO Memory:

- 1. Efficient Data Flow Management: FIFO ensures smooth data handling in systems where timing and order are critical, like networking, where packets must be processed in the order they are received.
- **2. Simplicity and Predictability:** FIFO's structure is simple and easy to implement, which makes it ideal for managing first-come, first-served operations.
- **3. Synchronization Across Different Data Speeds**: It is commonly used in systems where data producers and consumers operate at different speeds, ensuring that data is processed in the correct order without loss or overlap.
- **4. Widespread Application:** FIFO memory systems are widely used in hardware and software design, including areas like microcontroller programming, memory management, and data streaming.

## **Inputs:**

- clk (Clock):
  - The clock signal used to synchronize the FIFO's operations (read and write).
  - The module uses this signal to drive the timing of internal processes.
- rst\_n (Reset, active low):
  - A reset signal that initializes or resets the internal states (e.g., pointers, count) when rst n is low.
- wr\_en (Write Enable):
  - This signal controls whether data is written into the FIFO. If wr\_en is high and the FIFO is not full, the data is written to the FIFO's memory.
- rd\_en (Read Enable):
  - This signal controls whether data is read from the FIFO. If rd\_en is high and the FIFO is not empty, data is read from the FIFO.
- data in (Input Data):
  - The data being written into the FIFO when wr\_en is high. It is a bit vector of size FIFO WIDTH.

# **Outputs:**

- data out (Output Data):
  - The data that is read from the FIFO when rd\_en is high. The data comes from the memory location indicated by the rd\_ptr (read pointer).
- wr\_ack (Write Acknowledge):
  - A signal that indicates whether a write operation has been successfully completed. If wr\_en is high and data is written, wr ack is set to 1.

#### • overflow:

 This signal is set when a write operation is attempted but the FIFO is full. It indicates an overflow condition, meaning data has been lost due to insufficient space.

#### • underflow:

 This signal is set when a read operation is attempted but the FIFO is empty. It indicates an underflow condition, meaning there is no data to read.

#### full:

 This signal goes high when the FIFO has reached its maximum capacity and can no longer accept new data for writing.

#### • empty:

 This signal goes high when the FIFO has no data available for reading.

#### • almostfull:

 This signal indicates that the FIFO is close to being full (one element away from being full). It helps manage the flow of data before the FIFO reaches full capacity.

# almostempty:

 This signal indicates that the FIFO is close to being empty (only one element left). It helps manage the flow of data before the FIFO runs out of data.

# FIFO Internal Signals & Logic

o Internal Registers and Logic

#### 1. mem (Memory Array):

- This is the actual memory used by the FIFO to store data. It has a depth of FIFO\_DEPTH and each element has a width of FIFO WIDTH.
- Example: reg [FIFO\_WIDTH-1:0] mem [FIFO\_DEPTH-1:0];

## 2. wr ptr (Write Pointer):

This pointer keeps track of the memory location where the next write operation should occur. It increments with every successful write and wraps around if it reaches the maximum depth of the FIFO.

# 3. rd\_ptr (Read Pointer):

This pointer keeps track of the memory location from which the next read operation should take place. It increments with every successful read and wraps around when it reaches the maximum depth of the FIFO.

# 4. count (Data Count):

- This register keeps track of the number of data elements stored in the FIFO. It increases when data is written and decrements when data is read.
- count helps determine the status signals like full, empty, almostfull, and almostempty.

# FIFO Control Logic

## • Write Operation:

- Data is written into the FIFO when the wr\_en signal is high and the FIFO is not full (count < FIFO\_DEPTH).</li>
- The wr\_ptr increments after every write operation to point to the next location in memory.
- o wr ack is set high to acknowledge a successful write.

o If a write is attempted while the FIFO is full, the overflow signal is set high.


# • Read Operation:

- Data is read from the FIFO when the rd\_en signal is high and the FIFO is not empty (count > 0).
- The rd\_ptr increments after every read operation to point to the next data location.
- If a read is attempted while the FIFO is empty, the underflow signal is set high.

#### Count Logic:

- The count is incremented when data is written and decremented when data is read.
- When both read and write operations are enabled simultaneously:
  - o If the FIFO is not full, the count is increased.
  - o If the FIFO is not empty, the count is decremented.
- This count value helps in controlling the signals:
  - o full = (count == FIFO\_DEPTH)
  - $\circ$  empty = (count == 0)
  - o almostfull = (count == FIFO DEPTH-1)
  - $\circ$  almostempty = (count == 1)


Signal Name	Type	Description
clk	Input	Clock signal to synchronize the FIFO operations.
rst_n	Input	Active-low reset to initialize/reset FIFO pointers and control signals.
data_in	Input	Data to be written into the FIFO.
wr_en	Input	Enables writing operation when high
rd_en	Input	Enables read operation when high.
data_out	Output	Data being read from the FIFO.
wr_ack	Output	Acknowledges a successful writing operation.
overflow	Output	Indicates FIFO overflow when a write is attempted on a full FIFO.
underflow	Output	Indicates FIFO underflow when a read is attempted on an empty FIFO.
full	Output	Indicates the FIFO is full (no more data can be written).
empty	Output	Indicates the FIFO is empty (no more data is available to read).
almostfull	Output	Indicates the FIFO is almost full (one element away from full).
almostempty	Output	Indicates the FIFO is almost empty (one element left).
wr_ptr	Register	Tracks the next memory location for the write operation.
rd_ptr	Register	Tracks the next memory location for the read operation.
count	Register	Tracks the number of elements currently stored in the FIFO.



# **Verification Plan**

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
-------	-------------	------------------------	---------------------	---------------------

	When the reset is	Directed at the	cover the reset	A Golden model in the
	asserted, the read	start of the	signal	scoreboar to make sure the
FIFO_1	pointer, write pointer,	simulation		output is correct and an
	count overflow,			immediate assertion also
	underflow, write			
	acknowlage are LOW			
	When writing enables	Randomize during	-	Concurrent assertions to check
	asserted write ptr and	the simulation		the counter
	counter increase by 1,			
F1F0 0	and when read enable			
FIFO_2	asserted read ptr and			
	counter decreased by 1,			
	when both asserted the			
	couter does't chang			
	<u> </u>	constraing writing	cover read and	A Golden model to check
	write only sequence	constraing writing	write enable and	
FIEO 2		only and no read		wr_ack ,almostfull , full ,
FIFO_3		during simulation	the output signals	overflow and concurrent and
			with them	immediate asserion also to
	ļ			check functionality
	read only sequence	constraing reading	cover read and	A Golden model to check
		only and no write	write enable and	almostempty , empty ,
FIFO 4		during simulation	the output signals	underflow, data_out and
1 11 0_4			with them	concurrent and immediate
				asserion also to check
				functionality
	write and read sequence	constraing reading	cover read and	A Golden model to check the
FIFO F	, at first write most , then	and writing during	write enable and	outputs signal and concurrent
FIFO_5	read most, then the write	simulation	the output signals	and immediate asserion also to
	and read are equal		with them	check functionality
	when empty,		-	An immediate assertion to
	almostempty , full ,			check them and A Golden
	almostfull			model in the scoreboar to
FIFO 6	annocaan			make sure they are correct
· o_o	data in and reset, write	Randomize during		A Golden model in the
	and read enable ,the	the simulation with		scoreboar to make sure the
	data out asserted when	constrain to reset		
				output is correct
FIFO 7	readenable is high	to be more of the		
ITIFU_I	ude an uniting off and a fife	time off		A Coldon model in the
	when writing after the fifo			A Golden model in the
	full overflow appear,			scoreboar to make sure the
FIEO 2	when reading after fifo is			output is correct and a
FIFO_8	empty underflow appear			concurrent assertion also
			The coverage	
			needed is cross	
			coverage between	
			3 signals which	
			are write enable,	
			read enable and	
			each output signal	
FIFO 9	1			1



#### **How UVM Testbench works**

## 1. FIFO Top Module

The top module is responsible for instantiating the FIFO design under test (**DUT**) and configuring the testbench environment. It sets up the FIFO interface in the UVM configuration database, allowing access to the interface from the test module. The top module also generates the clock and reset signals necessary for the simulation.

## 2. FIFO Sequence Item

The sequence item defines the basic stimulus that will be applied to the DUT. It includes the randomized or constrained stimulus fields for the FIFO signals (such as data, read/write signals). Sequence items are used to send and receive data between the testbench and the FIFO design.

## 3. FIFO Sequence

The sequence controls how the sequence items are generated and in what order they are applied to the DUT. Different sequences can be created to validate various functionalities of the FIFO, such as:

- Reset sequence
- Write-only sequence
- Read-only sequence
- Combined read-write sequence

Each sequence ensures the correct behavior of the FIFO in different operational modes.

# 4. FIFO Configuration Object

The configuration object stores essential handles such as the interface to the DUT. The test module retrieves this interface from the configuration database, and the configuration object makes it available to the UVM components (like agents and drivers). This ensures that all components can interact correctly with the DUT interface.

#### 5. FIFO Environment

The environment creates the agent, scoreboard, and coverage, and connects the agent to the scoreboard and coverage. This ensures the data from the monitor is sent to the scoreboard for checking and to the coverage for tracking what has been tested

#### 6. FIFO Test

The test class is the main control center of the UVM testbench. It creates the environment and triggers the required sequences. It retrieves the virtual interface from the configuration database and sets up the configuration object. The test manages the flow of the simulation, including which sequence to execute, and sends sequence items to the sequencer. Essentially, the test orchestrates the entire verification process, making decisions about which operations to perform and when.

#### 7. FIFO Driver

The driver is responsible for driving the stimulus from the sequencer to the DUT. When the test starts a sequence, the driver fetches sequence items from the sequencer and drives the corresponding signals on the DUT interface at the appropriate times. The driver directly interacts with the FIFO design, ensuring that the correct inputs are applied as per the test plan.

#### 8. FIFO Monitor

The monitor observes the signals on the DUT interface and extracts relevant data for analysis. It captures the output from the FIFO design and passes this information to the agent, which in turn connects it to the coverage and scoreboard components for checking and validation. The monitor operates passively, without influencing the simulation.

# 9. FIFO Agent

The agent is responsible for creating and managing UVM components like the driver, monitor, and sequencer. It establishes the connections between the driver and the sequencer, as well as between the driver and the interface. Similarly, it connects the monitor to the interface and the agent. The agent ensures that all components work together cohesively during the simulation.

#### 10. FIFO Scoreboard

The scoreboard is used for functional checking of the DUT. It contains a reference model, which simulates the expected behavior of the FIFO design. During the simulation, the scoreboard compares the actual output of the FIFO against this reference model, flagging any mismatches or errors. The scoreboard also tracks statistics, such as the number of mismatches and their specific details.

## 11. FIFO Coverage

The coverage component ensures that all functional aspects of the FIFO design are thoroughly verified. It contains covergroups and coverpoints that capture key functional scenarios. The coverage component samples these points during the simulation to ensure that all important features and edge cases of the FIFO are exercised.

#### Bugs in the design

#### First bug: resetting is not complete

```
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
wr_ptr <= 0;
end
else if (wr_en && count < FIFO_DEPTH) begin
mem[wr_ptr] <= data_in;</pre>
```

#### Reset the other signals

```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO_if.rst_n) begin
        rd_ptr <= 0; FIFO_if.underflow <=0; // reset underflow
    end

always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO_if.rst_n) begin
        wr_ptr <= 0; FIFO_if.overflow <= 0; // reseting overflow
        FIFO_if.wr_ack <=0; // reseting write acknowlage
end</pre>
```

# Second bug: Not handling overflow if read and write enable are high at the same time

```
else begin
   wr_ack <= 0;
   if (full & wr_en)
       overflow <= 1;
   else
       overflow <= 0;
end</pre>
```

Handling this bug

```
else begin

FIFO_if.wr_ack <= 0;

if (FIFO_if.full & FIFO_if.wr_en & !FIFO_if.rd_en) // add codition if read and write are high overflow must = 0

FIFO_if.overflow <= 1;

else

FIFO_if.overflow <= 0;
end</pre>
```

#### Third bug: underflow is sequential not combinational

```
66 assign underflow = (empty && rd_en)? 1 : 0;
```

#### Handling this bug

```
else begin

if(FIFO_if.empty & !FIFO_if.wr_en & FIFO_if.rd_en) // underflow is sequential not combinational

FIFO_if.underflow <=1;
else

FIFO_if.underflow <=0;
end
```

# Fourth bug: the counter doesn't handle case of full or empty and write and read enables = 1

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    end
    else begin
        if (({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;
        else if (({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;
    end
.</pre>
```

## Handling this problem

```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin

if (!FIFO_if.rst_n) begin

count <= 0;

end

else begin // handling case if write and read enable = 1 in case of full and empty

if ((({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full) || (FIFO_if.empty && ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) ))

count <= count + 1;

else if ((({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty) || (FIFO_if.full && ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) ))

end

end
```

## Fifth bug: almost full doesn't take a right value

```
67 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

## Handling this problem

```
assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; // almostfull at count = DEPTH-1
```

#### FIFO Design after editing bugs

```
module FIFO(FIFO interface.DUT FIFO if);
    // Calculate the maximum address size for the FIFO based on its depth
    localparam max fifo addr = $clog2(FIFO if.FIFO DEPTH);
    // Memory array to store FIFO data
    reg [FIF0_if.FIF0_WIDTH-1:0] mem [FIF0_if.FIF0_DEPTH-1:0];
    // Write and Read pointers
    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    // Count of elements in the FIFO
    reg [max_fifo_addr:0] count;
    // Write Operation
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO_if.rst_n) begin
            wr_ptr <= 0;
            FIFO_if.overflow <= 0; // Reset overflow condition</pre>
            FIFO_if.wr_ack <= 0; // Reset write acknowledgment</pre>
        end
        else if (FIFO if.wr en && count < FIFO if.FIFO DEPTH) begin
            // Write data to memory and acknowledge
            mem[wr_ptr] <= FIFO_if.data_in;</pre>
            FIFO_if.wr_ack <= 1;</pre>
            wr_ptr <= wr_ptr + 1; // Increment write pointer</pre>
        end
        else begin
            FIFO_if.wr_ack <= 0;</pre>
            // Check for overflow condition when trying to write into a full FIFO
            if (FIFO_if.full && FIFO_if.wr_en && !FIFO_if.rd_en)
                FIFO if.overflow <= 1;
            else
                FIFO if.overflow <= 0; // Reset overflow if not full
        end
    end
    // Read Operation
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO_if.rst_n) begin
            rd ptr <= 0;
            FIFO_if.underflow <= 0; // Reset underflow condition</pre>
        else if (FIFO if.rd en && count != 0) begin
```

```
// Read data from memory
            FIFO if.data out <= mem[rd ptr];</pre>
            rd_ptr <= rd_ptr + 1; // Increment read pointer</pre>
        end
        else begin
            // Check for underflow condition when trying to read from an empty
FIFO
            if (FIFO_if.empty && !FIFO_if.wr_en && FIFO_if.rd_en)
                FIFO if.underflow <= 1;</pre>
            else
                FIFO if.underflow <= 0; // Reset underflow if not empty
        end
    end
    // Count Logic
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO_if.rst_n) begin
            count <= 0; // Initialize count on reset</pre>
        end
        else begin
            // Update count based on read/write enable signals and FIFO status
            if ((({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full) ||
                  (FIFO_if.empty && ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11)))
                count <= count + 1; // Increment count for write</pre>
            else if ((({FIFO if.wr en, FIFO if.rd en} == 2'b01) &&
!FIFO if.empty) ||
                      (FIFO_if.full && ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11)))
                count <= count - 1; // Decrement count for read</pre>
        end
    end
    // Status Signals
    assign FIFO if.full = (count == FIFO if.FIFO DEPTH) ? 1 : 0;
    assign FIFO if.empty = (count == 0) ? 1 : 0;
    assign FIFO if.almostfull = (count == FIFO if.FIFO DEPTH-1) ? 1 : 0; //
Almost full condition
    assign FIFO_if.almostempty = (count == 1) ? 1 : 0; // Almost empty condition
endmodule
```

## FIFO Top module

```
import fifo_test_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
module FIFO_TOP ();
bit clk;
initial begin
   clk = 1;
   forever begin
        #1 clk =~clk;
    end
end
FIF0_interface FIF0_if (clk);
FIFO dut (FIFO_if) ;
bind FIFO fifo_assertions fifo_assertions_block (FIFO_if);
initial begin
   uvm_config_db # (virtual FIFO_interface ) :: set (null , "uvm_test_top",
"FIFO" , FIFO_if );
    run_test("fifo_test");
end
endmodule
```

#### **FIFO Interface**

```
interface FIFO_interface(clk) ;
input clk ;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
bit [FIFO_WIDTH-1:0] data_in;
bit clk, rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow, underflow;
logic full, empty, almostfull, almostempty;

modport DUT (
input data_in,clk,rst_n,wr_en , rd_en ,
output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow
);
endinterface //interfacename
```

# **Assertions table**

Feature	Assertion
Whenever FIFO is almost full the counter =	@(posedge clk) (almostfull  -> (count ==
fifo depth -1	FIFO DEPTH-1))
Whenever FIFO is empty the counter = 0	@(posedge clk) (empty  -> (count == 0))
Whenever FIFO is almost empty counter =	@(posedge clk) (almostempty  -> (count == 1))
Reset conditions	@(posedge clk) (!rst_n  -> (wr_ptr == 0 &&
	rd ptr == 0 && wr ack == 0 && overflow == 0
	&& underflow == $0&&$ count == 0))
Write pointer condition	@(posedge clk) (wr en && count <
	FIFO_DEPTH  -> (wr_ptr ==
	\$past(wr_ptr+1'b1))
Read pointer condition	@(posedge clk) (rd_en && count != 0  ->
	(rd_ptr == \$past(rd_ptr+1'b1))
Counter up condition	@(posedge clk) ((({wr_en, rd_en} == 2'b10) &&
	!full)    (empty && ({wr_en, rd_en} == 2'b11))  ->
	(count == \$past(count + 1'b1))
Counter down condition	@(posedge clk) ((({wr_en, rd_en} == 2'b01) &&
	!empty)    (full && ({wr_en, rd_en} == 2'b11))  ->
	(count == \$past(count - 1'b1))
Write acknowledge condition	@(posedge clk) (wr_en && count <
	FIFO_DEPTH  -> (wr_ack == 1)
High overflow condition	@(posedge clk) (full & wr_en & !rd_en  ->
	(overflow == 1)
Low overflow condition	@(posedge clk) !(full & wr_en & !rd_en)  ->
	(overflow == 0)
High underflow condition	@(posedge clk) (empty & !wr_en & rd_en  ->
I account a effect a see difficult	(underflow == 1)
Low underflow condition	@(posedge clk) !(empty & !wr_en & rd_en)  ->
	(underflow == 0)

#### FIFO Assertion module

```
module fifo_assertions (FIFO_interface.DUT FIFO_if);
 // Assertion checks based on the FIFO count
 always comb begin
   // Check for FULL condition
   if(dut.count == FIF0_if.FIF0_DEPTH)
      FULL: assert final (FIFO_if.full == 1);
    else
      NOT_FULL: assert final (FIFO_if.full == 0);
    // Check for ALMOSTFULL condition
    if(dut.count == FIF0_if.FIF0_DEPTH - 1)
      ALMOSTFULL: assert final (FIFO_if.almostfull == 1);
    else
      NOT_ALMOSTFULL: assert final (FIFO_if.almostfull == 0);
    // Check for EMPTY condition
    if(dut.count == 0)
      EMPTY: assert final (FIFO_if.empty == 1);
      NOT_EMPTY: assert final (FIFO_if.empty == 0);
    // Check for ALMOSTEMPTY condition
    if(dut.count == 1)
      ALMOSTEMPTY: assert final (FIFO_if.almostempty == 1);
    else
      NOT_ALMOSTEMPTY: assert final (FIFO_if.almostempty == 0);
    // Reset condition checks
    if (!FIFO_if.rst_n) begin
      assert_reset: assert final (
        dut.wr_ptr == 0 &&
        dut.rd_ptr == 0 &&
        FIFO_if.wr_ack == 0 &&
        FIFO_if.overflow == 0 &&
        FIFO_if.underflow == 0 &&
        dut.count == 0
      );
   end
  end
  // Property for write pointer assertion
 property write ptr;
```

```
@(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
    (FIFO if.wr en && dut.count < FIFO if.FIFO DEPTH) |=>
    (dut.wr_ptr == $past(dut.wr_ptr + 1'b1));
endproperty
// Property for read pointer assertion
property read ptr;
  @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)
    (FIFO if.rd en && dut.count != 0) |=>
    (dut.rd_ptr == $past(dut.rd_ptr + 1'b1));
endproperty
// Property for counting up
property counter up;
  @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
    ((({FIFO if.wr en, FIFO if.rd en} == 2'b10) && !FIFO if.full) |
    (FIFO_if.empty && ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11))) |=>
    (dut.count == $past(dut.count + 1'b1));
endproperty
// Property for counting down
property counter down;
  @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
    ((({FIFO if.wr en, FIFO if.rd en} == 2'b01) && !FIFO if.empty) ||
    (FIFO_if.full && ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11))) |=>
    (dut.count == $past(dut.count - 1'b1));
endproperty
// Property for write acknowledge
property wr acknowledge;
  @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
    (FIFO_if.wr_en && dut.count < FIFO_if.FIFO_DEPTH) |=>
    (FIFO if.wr ack == 1);
endproperty
// Property for high overflow condition
property high overflow;
  @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
    (FIFO_if.full & FIFO_if.wr_en & !FIFO_if.rd_en) |=>
    (FIFO if.overflow == 1);
endproperty
// Property for low overflow condition
property low_overflow;
 @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
```

```
!(FIFO if.full & FIFO if.wr en & !FIFO if.rd en) |=>
      (FIFO if.overflow == 0);
  endproperty
 // Property for high underflow condition
 property high underflow;
   @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
      (FIFO_if.empty & !FIFO_if.wr_en & FIFO_if.rd_en) |=>
      (FIFO if.underflow == 1);
  endproperty
 // Property for low underflow condition
 property low_underflow;
   @(posedge FIFO if.clk) disable iff(!FIFO if.rst n)
      !(FIFO if.empty & !FIFO if.wr en & FIFO if.rd en) |=>
      (FIFO if.underflow == 0);
  endproperty
 // Assertions based on properties
 Write pointer: assert property (write ptr);
  Read pointer: assert property (read ptr);
 Counter up: assert property (counter_up);
 Counter_down: assert property (counter_down);
 Write acknowledge: assert property (wr acknowledge);
 High_overflow: assert property (high_overflow);
  Low overflow: assert property (low overflow);
 High underflow: assert property (high underflow);
  Low_underflow: assert property (low_underflow);
 // Coverage assertions for properties
 Write pointer cover: cover property (write ptr);
  Read pointer cover: cover property (read ptr);
 Counter_up_cover: cover property (counter_up);
 Counter down cover: cover property (counter down);
 Write acknowledge cover: cover property (wr acknowledge);
 High overflow cover: cover property (high overflow);
  Low overflow cover: cover property (low overflow);
 High_underflow_cover: cover property (high_underflow);
  Low_underflow_cover: cover property (low_underflow);
endmodule
```

## shared package

```
package shared_pkg ;
  int error_count ;
  int correct_count ;
endpackage
```

## **FIFO Sequence item**

```
package fifo seq item pkg ;
import uvm_pkg::*;
`include "uvm macros.svh"
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
class fifo_seq_item extends uvm_sequence_item ;
`uvm_object_utils (fifo_seq_item)
// declare variables
int RD_EN_ON_DIST = 30 ;
int WR_EN_ON_DIST = 70 ;
rand logic [FIFO_WIDTH-1:0] data_in;
rand logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
function new(string name = "fifo_seq_item");
    super.new(name);
endfunction // new
// -----constraint_randamization------
constraint reset {
    rst_n dist {1:/99 , 0:/1} ; // active low reset most of the time
constraint Write_en {
   wr_en dist {1:/WR_EN_ON_DIST , 0:/ (100-WR_EN_ON_DIST) };
constraint Read_en {
    rd_en dist {1:/RD_EN_ON_DIST , 0:/(100-RD_EN_ON_DIST)};
function string convert2string();
       return $sformatf ("%s reset =%0b , wr_en = %0b , rd_en = %0b , data_in =
0d%0d, data_out = 0d%0d ",
         super.convert2string(), rst_n,wr_en, rd_en , data_in , data_out );
    endfunction
```

```
function string convert2string_stimulus();
    return $sformatf (" reset =%0b , wr_en = %0b , rd_en = %0b , data_in =
0d%0d, data_out = 0d%0d ",
    rst_n,wr_en, rd_en , data_in , data_out ) ;
    endfunction
endclass //className
endpackage
```

#### **FIFO Reset Sequence**

```
package fifo reset seq pkg ;
    import fifo_seq_item_pkg::*;
    import uvm pkg::*;
    `include "uvm macros.svh"
    class fifo_reset_seq extends uvm_sequence #(fifo_seq_item);
    `uvm object utils(fifo reset seq)
    fifo_seq_item seq_item ;
        function new(string name = "fifo_reset_seq" );
            super.new(name);
        endfunction //new()
        task body;
            seq_item = fifo_seq_item :: type_id :: create("seq_item");
            start_item (seq_item);
            assert(seq_item.randomize());
            seq_item.rst_n = 0;
            finish_item(seq_item);
        endtask
    endclass //fifo_reset_seq extends superClass
endpackage
```

#### **FIFO Write only Sequence**

```
package fifo_write_only_seq_pkg ;
    import fifo_seq_item_pkg::*;
    import uvm_pkg::*;
    `include "uvm macros.svh"
    class fifo_write_only_seq extends uvm_sequence #(fifo_seq_item);
    `uvm_object_utils(fifo_write_only_seq)
    fifo_seq_item seq_item ;
    int read_dist = 0 ; // No read
    int write dist = 100 ; // Write only
        function new(string name = "fifo_write_only_seq" );
            super.new(name);
        endfunction //new()
        task body;
           repeat (50) begin
            seq_item = fifo_seq_item :: type_id :: create("seq_item");
            seq_item.RD_EN_ON_DIST = read_dist;
            seq_item.WR_EN_ON_DIST = write_dist;
            start_item (seq_item);
            assert(seq_item.randomize());
            finish_item(seq_item);
           end
        endtask //automatic
    endclass //fifo_write_only_seq extends superClass
endpackage
```

# FIFO Read only sequence

```
package fifo_read_only_seq_pkg ;
  import fifo_seq_item_pkg::*;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
  class fifo_read_only_seq extends uvm_sequence #(fifo_seq_item);
  `uvm_object_utils(fifo_read_only_seq)
  fifo_seq_item seq_item ;
  int read_dist = 100 ; // Read only
  int write_dist = 0 ; // No write
     function new(string name = "fifo_read_only_seq" );
       super.new(name) ;
     endfunction //new()
     task body ;
     repeat (50) begin
     seq_item = fifo_seq_item :: type_id :: create("seq_item");
```

```
seq_item.RD_EN_ON_DIST = read_dist;
seq_item.WR_EN_ON_DIST = write_dist;
start_item (seq_item);
assert(seq_item.randomize());
finish_item(seq_item);
end
endtask //automatic
endclass //fifo_read_only_seq extends superClass
endpackage
```

#### FIFO Write and Read Sequence

```
package fifo_write_read_seq_pkg ;
    import fifo seq item pkg::*;
    import uvm pkg::*;
    `include "uvm macros.svh"
    class fifo_write_read_seq extends uvm_sequence #(fifo_seq_item);
    `uvm_object_utils(fifo_write_read_seq)
    fifo seq item seq item;
    int read dist ;
    int write_dist;
        function new(string name = "fifo_write_read_seq" );
            super.new(name);
        endfunction //new()
        task body;
        // Randomize transactions with mostly writes
        read_dist = 30 ; write_dist = 70 ;
            repeat (500) begin
                seq_item = fifo_seq_item :: type_id :: create("seq_item");
                seq_item.RD_EN_ON_DIST = read_dist;
                seq_item.WR_EN_ON_DIST = write_dist;
                start_item (seq_item);
                assert(seq item.randomize());
                finish item(seq item);
            end
        read dist = 70; write dist = 50;
            repeat (500) begin
                seq_item = fifo_seq_item :: type_id :: create("seq_item");
                seq_item.RD_EN_ON_DIST = read_dist;
                seq item.WR EN ON DIST = write dist;
```

```
start_item (seq_item);
                assert(seq item.randomize());
                finish_item(seq_item);
            end
        // Randomize transactions with equal reads and writes
        read dist = 50; write dist = 50;
            repeat (500) begin
                seq_item = fifo_seq_item :: type_id :: create("seq_item");
                seq_item.RD_EN_ON_DIST = read_dist;
                seq_item.WR_EN_ON_DIST = write_dist;
                start item (seq item);
                assert(seq_item.randomize());
                finish_item(seq_item);
            end
        endtask
    endclass //fifo write read seq extends superClass
endpackage
```

## **FIFO Sequencer**

```
package my_sequencer_pkg ;
import fifo_seq_item_pkg::*;
import uvm_pkg::*;
import uvm_macros.svh"

class my_sequencer extends uvm_sequencer #(fifo_seq_item);
iuvm_component_utils(my_sequencer)
    function new(string name = "my_sequencer" , uvm_component parent = null);
    super.new(name,parent) ;
    endfunction //new()
endclass //className extends superClass
endpackage
```

# FIFO Configuration object

```
package fifo_config_obj_pkg ;
import uvm_pkg::*;
include "uvm_macros.svh"

class fifo_config_obj extends uvm_object ;
iuvm_object_utils (fifo_config_obj)

virtual FIFO_interface fifo_vif ;
    function new(string name = "fifo_config_obj");
        super.new(name);
    endfunction //new()
endclass //className extends superClass
endpackage
```

#### FIFO Driver

```
package fifo_driver pkg ;
import fifo_seq_item_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class fifo driver extends uvm driver #(fifo seq item);
`uvm_component_utils(fifo_driver)
virtual FIFO interface fifo vif ;
fifo_seq_item seq_item ;
    function new(string name = "fifo_driver" , uvm_component parent = null);
        super.new(name,parent);
    endfunction //new()
task run phase (uvm phase phase );
    super.run_phase(phase);
    forever begin
        seq_item = fifo_seq_item :: type_id :: create ("seq_item");
        seq_item_port.get_next_item(seq_item);
        fifo_vif.data_in = seq_item.data_in ;
        fifo_vif.rst_n = seq_item.rst_n;
        fifo_vif.wr_en = seq_item.wr_en;
        fifo_vif.rd_en = seq_item.rd_en;
       @(negedge fifo_vif.clk);
        seq_item_port.item_done();
        `uvm_info("run_phase" , seq_item.convert2string_stimulus() , UVM_HIGH)
    end
endtask
endclass //className extends superClass
endpackage
```

#### FIFO Monitor

```
package fifo monitor pkg ;
import uvm_pkg::*;
import fifo_seq_item_pkg::*;
`include "uvm macros.svh"
class fifo_monitor extends uvm_monitor;
`uvm_component_utils(fifo_monitor)
virtual FIFO_interface fifo_vif ;
fifo_seq_item seq_item;
uvm analysis port #(fifo seg item) mon ap ; // monitor analysis port
    function new(string name = "fifo_monitor" , uvm_component parent = null );
        super.new(name,parent);
    endfunction //new()
    function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    mon_ap = new("mon_ap",this);
    endfunction : build_phase
    task run_phase(uvm_phase phase );
        super.run_phase(phase);
        forever begin
            seq_item = fifo_seq_item :: type_id :: create("seq_item") ;
            @(negedge fifo_vif.clk);
            seq_item.data_in
                               = fifo_vif.data_in;
                                 = fifo vif.rst n;
            seq_item.rst_n
            seg item.wr en
                                = fifo vif.wr en;
            seq_item.rd_en = fifo_vif.rd_en;
seq_item.wr_ack = fifo_vif.wr_ack;
            seq_item.overflow = fifo_vif.overflow;
            seq_item.underflow = fifo_vif.underflow;
            seg item.full
                               = fifo vif.full;
            seq_item.empty
                                = fifo_vif.empty;
            seq_item.almostfull = fifo_vif.almostfull;
            seq_item.almostempty = fifo_vif.almostempty;
            seq_item.data_out = fifo_vif.data_out;
            mon_ap.write(seq_item);
            `uvm_info ("run_phase", seq_item.convert2string(),UVM_HIGH)
        end
    endtask //automatic
endclass //className extends superClass
endpackage
```

#### **FIFO Agent**

```
package fifo_agent_pkg ;
import fifo_seq_item_pkg::*;
import my_sequencer_pkg::*;
import fifo driver pkg::*;
import fifo_monitor_pkg::*;
import fifo_config_obj_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class fifo agent extends uvm agent;
`uvm_component_utils (fifo_agent)
my_sequencer sqr ;
fifo_driver driver ;
fifo_monitor monitor;
fifo_config_obj cfg_obj ;
uvm_analysis_port #(fifo_seq_item) agt_ap ;
    function new(string name = "fifo_agent" , uvm_component parent = null);
        super.new(name, parent);
    endfunction //new()
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if(!uvm_config_db #(fifo_config_obj) :: get (this, "" ,"FIFOVIF",
cfg_obj))
        `uvm_fatal("build phase" , "Agent - unable to get configration object ")
        driver = fifo_driver :: type_id :: create ("driver", this);
        sqr = my_sequencer :: type_id :: create("sqr",this);
        monitor = fifo_monitor :: type_id :: create ("monitor", this);
        agt_ap = new("agt_ap" ,this);
    endfunction
    function void connect_phase(uvm_phase phase );
        driver.fifo_vif = cfg_obj.fifo_vif;
        monitor.fifo_vif = cfg_obj.fifo_vif;
        driver.seq_item_port.connect(sqr.seq_item_export);
        monitor.mon_ap.connect(agt_ap);
    endfunction
endclass //className extends superClass
endpackage
```

#### FIFO Scoreboard

```
package fifo scoreboard pkg ;
    import shared_pkg::*;
    import fifo_seq_item_pkg::*;
    import uvm pkg::*;
    `include "uvm macros.svh"
    class fifo scoreboard extends uvm scoreboard;
        `uvm_component_utils(fifo_scoreboard)
        uvm_analysis_export #(fifo_seq_item) sb_export;
        uvm tlm analysis fifo #(fifo seg item) sb fifo ;
        fifo_seq_item_seq_item_sb ;
        const int FULL_SIZE = FIFO_DEPTH ;
        const int ALMOST_FULL_SIZE = FIFO_DEPTH-1 ;
        const int EMPTY_SIZE = 0 ;
        const int ALMOST_EMPTY_SIZE = 1 ;
        int actual_size = 0; // the actual size of the fifo after reading and
writing
        logic[FIF0_WIDTH-1:0] fifo_ref [$];
        logic[FIFO_WIDTH-1:0] data_out_ref;
        logic wr_ack_ref, overflow ref;
        logic full_ref, empty_ref, almostfull_ref, almostempty_ref,
underflow_ref;
        function new(string name = "fifo_scoreboard" , uvm_component parent =
null);
            super.new(name, parent);
        endfunction //new()
        function void build_phase (uvm_phase phase);
        super.build phase(phase);
        sb_export = new("sb_export" , this) ;
        sb_fifo = new("sb_fifo" , this) ;
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb_fifo.analysis_export);
        endfunction
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
           forever begin
```

```
sb fifo.get(seq item sb);
                reference model(seq item sb);
                if (seq_item_sb.data_out != data_out_ref) begin
                    $display("ERROR data out observed = 0h%0h ,
data_out_expected = 0h%0h ", seq_item_sb.data_out , data_out_ref);
                    error count++ ;
                end
                else begin
                    correct count++ ;
                end
                // extra part checking other outputs
                if (seq_item_sb.full != full_ref || seq_item_sb.almostfull !=
almostfull ref || seq item sb.empty != empty ref
                || seq item sb.almostempty != almostempty ref ||
seq_item_sb.wr_ack != wr_ack_ref || seq_item_sb.overflow != overflow_ref
                || seq item sb.underflow != underflow ref ) begin
                $display ("Error in flags ");
                error count++ ;
                end
            end
        endtask
        task reference model(fifo seq item seq item check );
                if (!seq item check.rst n) begin
                    fifo ref.delete();
                    overflow_ref = 0 ; underflow_ref = 0 ;
                    actual size = 0; wr ack ref = 0;
                end
                else begin
                    // seting default values for sequential outputs except
data out to be assigned with it until no condition change it
                    overflow ref = 0 ; underflow ref = 0 ;
                    // push and pop data from the fifo
                    case ({seq item check.wr en , seq item check.rd en})
                        2'b11: begin // write and read
                            if(actual_size != FULL_SIZE && actual_size !=
EMPTY_SIZE) begin
                                fifo_ref.push_back(seq_item_check.data_in);
                                data out ref = fifo ref.pop front();
                                wr_ack_ref = 1 ;
                            end
                            else if (actual_size == FULL_SIZE) begin
                                data out ref = fifo ref.pop front();
```

```
actual_size = actual_size - 1;
                                wr ack ref = 0 ;
                            end
                            else if (actual size == EMPTY SIZE) begin
                                fifo_ref.push_back(seq_item_check.data_in);
                                actual_size = actual_size+1;
                                wr ack ref = 1;
                            end
                        end
                        2'b10 : begin // write only
                            if(actual size != FULL SIZE) begin
                                fifo ref.push back (seq item check.data in);
                                actual_size = actual_size + 1;
                                wr ack ref = 1;
                            end
                            else begin
                                overflow_ref = 1; wr_ack_ref = 0;
                            end
                        end
                        2'b01 : begin // read only
                            if(actual_size != EMPTY_SIZE) begin
                                data_out_ref = fifo_ref.pop_front();
                                actual_size = actual_size - 1;
                                wr ack ref = 0 ;
                            end
                            else begin
                                underflow_ref = 1 ;
                                wr_ack_ref = 0 ;
                            end
                        end
                        2'b00 : begin
                            wr_ack_ref = 0 ; overflow_ref = 0 ; underflow_ref =
0;
                        end
                    endcase
                end
                    almostempty_ref = 0 ; empty_ref = 0 ;
                    almostfull_ref = 0 ; full_ref = 0 ;
                    if (actual_size == FULL_SIZE) begin
                        full ref = 1;
                    else if (actual_size == ALMOST_FULL_SIZE) begin
                        almostfull ref = 1;
                    end
                    else if (actual_size == EMPTY_SIZE) begin
```

#### **FIFO Coverage**

```
package fifo coverage pkg ;
import fifo_seq_item_pkg::*;
import uvm pkg::*;
`include "uvm macros.svh"
class fifo coverage extends uvm component;
`uvm component utils(fifo coverage)
uvm analysis export #(fifo seq item) cov export;
uvm tlm analysis fifo #(fifo seq item) cov fifo;
fifo_seq_item seq_item_cov ;
covergroup cvr gp;
Reset : coverpoint seq item cov.rst n ;
Read EN : coverpoint seq item cov.rd en ;
Write_EN : coverpoint seq_item_cov.wr_en ;
Write_acknowledge : coverpoint seq_item_cov.wr_ack ;
Overflow : coverpoint seq item cov.overflow ;
FULL: coverpoint seq item cov.full;
EMPTY : coverpoint seq item cov.empty ;
ALMOSTFULL : coverpoint seq_item_cov.almostfull ;
ALMOSTEMPTY : coverpoint seq item cov.almostempty ;
UNDERFLOW : coverpoint seg item cov.underflow ;
// crossing read_en and write_en with the outputs
Cross rd wr writer ack : cross Read EN , Write EN , Write acknowledge {
```

```
illegal bins high_wr_ack_low_write = binsof(Write_acknowledge) intersect {1}
&& binsof(Write EN) intersect {0}; // they mustn't happened
Cross rd wr Overflow : cross Read EN , Write EN , Overflow {
    illegal_bins high_overflow_low_write = binsof(Overflow) intersect {1} &&
binsof(Write_EN) intersect {0}; // they mustn't happened
    illegal bins high rd full low write = binsof(Write EN) intersect {1} &&
binsof (Read_EN) intersect {1} && binsof(Overflow) intersect {1}; // they
mustn't happend
Cross rd wr FULL : cross Read EN , Write EN , FULL {
    illegal bins all high = binsof(Write EN) intersect {1} && binsof (Read EN)
intersect {1} && binsof(FULL) intersect {1}; // they mustn't happend
    illegal bins high rd full low write = binsof(Write EN) intersect {0} &&
binsof (Read_EN) intersect {1} && binsof(FULL) intersect {1}; // they mustn't
happend
Cross_rd_wr_EMPTY : cross Read_EN , Write_EN , EMPTY ;
Cross rd wr ALMOSTFULL : cross Read EN , Write EN , ALMOSTFULL ;
Cross_rd_wr_ALMOSTEMPTY : cross Read_EN , Write_EN , ALMOSTEMPTY ;
Cross_rd_wr_UNDERFLOW : cross Read_EN , Write_EN , UNDERFLOW {
    illegal_bins high_underflow_low_read = binsof(UNDERFLOW) intersect {1} &&
binsof(Read_EN) intersect {0}; // they mustn't happened
    illegal bins high rd full low write = binsof(Write EN) intersect {1} &&
binsof (Read_EN) intersect {1} && binsof(UNDERFLOW) intersect {1} ; // they
mustn't happend
endgroup
function new(string name = "fifo_coverage" , uvm_component parent = null);
    super.new(name,parent);
    cvr_gp = new();
endfunction //new()
    function void build_phase(uvm_phase phase);
        super.build phase(phase);
        cov_export = new("cov_export", this);
        cov_fifo = new("cov_fifo", this);
    endfunction
    function void connect phase(uvm phase phase);
        super.connect_phase(phase);
        cov_export.connect(cov_fifo.analysis_export);
    endfunction
```

```
task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
        cov_fifo.get(seq_item_cov);
        cvr_gp.sample();
    end
    endtask

endclass //className
endpackage
```

### **FIFO Environment**

```
package fifo_env_pkg;
import fifo_agent_pkg::*;
import fifo scoreboard pkg::*;
import fifo_coverage_pkg::*;
import uvm pkg::*;
`include "uvm_macros.svh"
class fifo_env extends uvm_env;
`uvm_component_utils (fifo_env)
fifo agent agent ;
fifo_scoreboard sb ;
fifo coverage cov;
    function new(string name = "fifo_env" , uvm_component parent = null );
        super.new(name,parent);
    endfunction
    function void build phase (uvm phase phase);
        super.build_phase(phase);
        agent = fifo_agent :: type_id :: create ("agent",this);
        sb = fifo_scoreboard :: type_id :: create ("sb",this);
        cov = fifo_coverage :: type_id :: create ("cov",this);
    endfunction : build_phase
    function void connect_phase (uvm_phase phase);
    super.connect_phase(phase);
    agent.agt_ap.connect(sb.sb_export);
    agent.agt ap.connect(cov.cov export);
    endfunction
endclass
endpackage
```

#### **FIFO Test**

```
package fifo test pkg ;
import fifo_env_pkg::*;
import fifo_reset_seq_pkg::*;
import fifo write only seq pkg::*;
import fifo_read_only_seq_pkg::*;
import fifo_write_read_seq_pkg::*;
import fifo_config_obj_pkg::*;
import uvm_pkg::*;
 include "uvm macros.svh"
class fifo test extends uvm test;
`uvm_component_utils(fifo_test)
fifo_env env ;
fifo_reset_seq rst_seq ;
fifo_write_only_seq wr_seq ;
fifo_read_only_seq rd_seq ;
fifo_write_read_seq wr_rd_seq ;
fifo_config_obj_cfg_obj_test ;
    function new(string name = "fifo_test" , uvm_component parent = null);
        super.new(name,parent);
    endfunction //new()
    function void build_phase (uvm_phase phase);
        super.build_phase(phase);
        env = fifo_env :: type_id :: create ("env" , this) ; // this refere to
this test class which is the parent for env
        cfg_obj_test = fifo_config_obj :: type_id :: create ("cfg_obj_test") ;
        rst_seq = fifo_reset_seq :: type_id :: create ("rst_seq") ;
        wr_seq = fifo_write_only_seq :: type_id :: create ("wr_seq") ;
        rd_seq = fifo_read_only_seq :: type_id :: create ("rd_seq") ;
        wr_rd_seq = fifo_write_read_seq :: type_id :: create ("wr_rd_seq") ;
        if(!uvm_config_db # (virtual FIFO_interface) :: get (this
,"","FIFO",cfg_obj_test.fifo_vif )) begin
            `uvm_fatal ("build_phase" , "TEST unable to get the virtual interface
of the FIFO form configration data base ");
        uvm_config_db # (fifo_config_obj) :: set (this
"*","FIFOVIF",cfg_obj_test );
    endfunction
    task run_phase(uvm_phase phase);
        super.run_phase (phase);
        phase.raise objection (this);
```

```
`uvm_info ("run_phase" , "Reseting Started ",UVM_LOW)
        rst_seq.start(env.agent.sqr);
        `uvm_info ("run_phase" , "Reseting Ended ",UVM_LOW)
        // writing only sequence
        `uvm_info ("run_phase" , "Writing only Started ",UVM_LOW)
        wr_seq.start(env.agent.sqr);
        `uvm_info ("run_phase" , "Writing only Ended ",UVM_LOW)
        // Reading only sequence
        `uvm_info ("run_phase" , "Reading only Started ",UVM_LOW)
        rd_seq.start(env.agent.sqr);
        `uvm_info ("run_phase" , "Reading only Ended ",UVM_LOW)
        // Writing and Reading sequence
        `uvm_info ("run_phase" , "Writing and Reading Started ",UVM_LOW)
        wr_rd_seq.start(env.agent.sqr);
        `uvm_info ("run_phase" , "Writing and Reading Ended ",UVM_LOW)
        phase.drop_objection(this);
    endtask : run_phase
endclass : fifo_test
endpackage
```

#### **FIFO Source files**

```
FIFO.sv
fifo interface.sv
fifo assertions.sv
fifo seq item pkg.sv
fifo_reset_seq_pkg.sv
fifo write only seq pkg.sv
fifo read only seq pkg.sv
fifo write_read_seq_pkg.sv
fifo_config_obj_pkg.sv
my sequencer pkg.sv
fifo driver pkg.sv
fifo_monitor_pkg.sv
fifo agent pkg.sv
fifo scoreboard pkg.sv
fifo coverage pkg.sv
fifo env pkg.sv
fifo test pkg.sv
FIFO TOP.sv
```

### FIFO Do file

```
vlib work
vlog -f src_files.list.txt +cover -covercells
vsim -voptargs=+acc work.FIFO_TOP -classdebug -uvmcontrol=all -
coverage -assertcover
add wave /FIFO_TOP/FIFO_if/*
coverage save FIFO.ucdb -onexit
run -all
```

## Questa sim snippets




Figure 1: full wave




Figure 2: when writing only




Figure 3: when reading only




Figure 4:when most writes




Figure 5: when most reads




Figure 6: when equal read and write

Figure 7: UVM report




Figure 8: Assertion Coverage from Questa sim




Figure 9: Function Coverage from Questa sim




Figure 10: Directives from Questa sim

## o Assertion Coverage

sertion Coverage: Assertions		18	18	0	100.00%					
ame	File(Line)		Fai Cou		Pass Count	Vacuous Count	Disable Count	Attempt Count		Peak Active ATV Count
IFO_TOP/dut/fifo_										
	fifo assertions			0	1	0	0	1	0	- off
IFO TOP/dut/fifo	ssertions block	/NOT FÚLL								
	fifo assertions			0	1	0	0	1	0	- off
IFO TOP/dut/fife			L							
	fifo_assertions			0	1	0	0	1	0	- off
IFO TOP/dut/fifo			TFULL							
	fifo assertions			0	1	0	0	1	0	- off
IFO TOP/dut/fifo										
	fifo_assertions			0	1	0	0	1	0	- off
IFO_TOP/dut/fifo_a										
	fifo_assertions			0	1	0	0	1	0	- off
IFO_TOP/dut/fifo_a			TY							
	fifo_assertions			0	1	0	0	1	0	- off
IFO_TOP/dut/fifo_a			TEMPTY							
	fifo_assertions			0	1	0	0	1	0	- off
IFO_TOP/dut/fifo_i	ssections_block	assect_ce	set							
	fifo_assertions			0	1	0	0	1	0	- off
IFO_TOP/dut/fifo_d	ssertions_block/	Write poi	nter							
_	fifo_assertions			0	692	889	19	1601	1	- off
IFO_TOP/dut/fifo_a			ter							
	fifo_assertions	s.sv(109)		0	623	959	19	1601	0	- off
IFO_TOP/dut/fifo_	ssertions_block/	Counter_u	p							
	fifo_assertions			0	417	1166	17	1601	1	- off
:IFO_TOP/dut/fifo_	ssections_block/	Counter_d	QWD							
	fifo_assertions	s.sv(111)		0	348	1236	17	1601	0	- off
IFO_TOP/dut/fifo_	ssections_block/	Write_ack	nowledge							
	fifo_assertions			0	692	889	19	1601	1	- off
IFO_TOP/dut/fifo_			flow							
	fifo_assertions			0	140	1442	19	1601	0	- off
IFO_TOP/dut/fifo_			low							
	fifo_assertions			0	1431	144	25	1601	1	- off
:IFO_TOP/dut/fifo_			rflow							
	fifo_assertions			0	109	1476	16	1601	0	- off
:IFO_TOP/dut/fifo_i			flow							
	fifo_assertions	s.sv(116)		0	1462	110	28	1601	1	- off
anch Coverage:										
Enabled Coverage				lisses	Coverage					
Branches		10	10	0	100.00%					

# o Function Coverage

vececoup	Metric	Goal	Bins	Status
/PE /fifo_coverage_pkg/fifo_coverage/cvr_gp	100.00%	100		Covered
covered/total bins:	66	66	_	
missing/total bins:	0	66	_	
% Hit:	100.00%	100	-	
Coverpoint Reset	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	15	1	-	Covered
bin auto[1]	1586	1	-	Covered
Coverpoint Read_EN	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	771	1	-	Covered
bin auto[1]	830	1	-	Covered
Coverpoint Write_EN	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	698	1	-	Covered
bin auto[1]	903	1	-	Covered
Coverpoint Write_acknowledge	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins: % Hit:	100.00%	2 100	-	
	100.00% 904	100	-	Covered
bin auto[0] bin auto[1]	697	1	-	Covered
Coverpoint Overflow	100.00%	100	_	Covered
covered/total bins:	2	2		Covereu
missing/total bins:	0	2		
% Hit:	100.00%	100	_	
bin auto[0]	1457	1	_	Covered
bin auto[1]	144	1	_	Covered
Coverpoint FULL	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	-	
bin auto[0]	1336	1	-	Covered
bin auto[1]	265	1	-	Covered
Coverpoint EMPTY	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	1314	1	-	Covered
bin auto[1]	287	1	-	Covered
Coverpoint ALMOSTFULL	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	1451	1	-	Covered
bin auto[1]	150	1	-	Covered
Coverpoint ALMOSTEMPTY	100.00%	100	-	Covered

Coverpoint ALMOSTEMPTY	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	1214	1	-	Covered
bin auto[1]	387	1	-	Covered
Coverpoint UNDERFLOW	100.00%	100	-	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	_	
bin auto[0]	1491	1	_	Covered
bin auto[1]	110	1	_	Covered
ross Cross rd.wr.writer.ack	100.00%	100	_	Covered
covered/total bins:	6	6	_	Covereu
	0	6	_	
missing/total bins:	_	_	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				_
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	362	1	-	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	56	1	-	Covered
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	335	1	-	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	150	1	-	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	412	1	-	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	286	1	-	Covered
Illegal and Ignore Bins:				
illegal bin high wr ack low write	0		_	ZERO
Cross Cross rd wr Overflow	100.00%	100	_	Covered
covered/total bins:	5	5	_	2012124
missing/total bins:	9	5	_	
% Hit:	100.00%	100	_	
	100.00%	100	_	
Auto, Default and User Defined Bins:	410	4		Coursed
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	418	1	-	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	412	1	-	Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	144	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	341	1	-	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	286	1	-	Covered
Illegal and Ignore Bins:				
illegal bin high rd full low write	0		-	ZERO
illegal bin high overflow low write	0		-	ZERO
Cross Cross rd wr FULL	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	221	1	_	Covered
		1	-	
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	44	_		Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	418	1	-	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	412	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	264	1	-	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	242	1	-	Covered
Illegal and Ignore Bins:				
illegal bin high rd full low write	0		-	ZERO
illegal bin all high	0		-	ZERO
Cross Cross rd wr EMPTY	100.00%	100	-	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	100.00%	100		
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	5	1		Covered
			-	
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	6	1	-	Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	235	1	-	Covered

```
Illegal and Ignore Bins:
             illegal bio bigh rd full low write
                                                                                             ZERO
             illegal bin bigh overflow low write
                                                                                            ZERO
    Cross Cross rd wr FULL
                                                         100.00%
                                                                         100
                                                                                            Covered
        covered/total bins:
                                                               6
                                                                          6
        missing/total bins:
                                                               Θ
                                                                           6
        % Hit:
                                                         100.00%
                                                                         100
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>
                                                             221
                                                                           1
                                                                                            Covered
            bin <auto[0],auto[0],auto[1]>
                                                             44
                                                                           1
                                                                                            Covered
            bin <auto[1],auto[1],auto[0]>
                                                             418
                                                                           1
                                                                                            Covered
            bin <auto[1],auto[0],auto[0]>
bin <auto[0],auto[1],auto[0]>
                                                             412
                                                                           1
                                                                                            Covered
                                                             264
                                                                           1
                                                                                            Covered
            bin <auto[0],auto[0],auto[0]>
                                                             242
                                                                           1
                                                                                            Covered
        Illegal and Ignore Bins:
             illegal bin bigh rd full low write
                                                               0
                                                                                            ZERO
             illegal.bio all.bigh
                                                               0
                                                                                             ZERO
    Cross Cross rd wr EMPIY covered/total bins:
                                                         100.00%
                                                                         100
                                                                                            Covered
                                                                         8
                                                               8
        missing/total bins:
                                                                           8
        % Hit:
                                                         100.00%
                                                                         100
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>
                                                                                            Covered
                                                                           1
            bin <auto[0],auto[1],auto[1]>
                                                                          1
                                                               6
                                                                                            Covered
            bin <auto[1],auto[0],auto[1]>
                                                            235
                                                                          1
                                                                                            Covered
            bin <auto[0],auto[0],auto[1]>
                                                             41
            bin <auto[1],auto[1],auto[0]>
bin <auto[0],auto[1],auto[0]>
                                                             413
                                                                           1
                                                                                            Covered
                                                             479
                                                                          1
                                                                                            Covered
                                                             177
                                                                          1
            bin <auto[1],auto[0],auto[0]>
                                                                                            Covered
            bin <auto[0],auto[0],auto[0]>
                                                             245
                                                                          1
                                                                                            Covered
    Cross Cross rd wr ALMOSTFULL
                                                         100.00%
                                                                         8
        covered/total bins:
                                                               8
        missing/total bins:
                                                               Θ
                                                                           8
        % Hit:
                                                         100.00%
                                                                         100
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>
                                                                          1
                                                                                            Covered
            bin <auto[0],auto[1],auto[1]>
                                                              21
                                                                                            Covered
                                                                           1
            bin <auto[1],auto[0],auto[1]>
                                                                                            Covered
                                                              20
                                                                          1
                                                                          1
            bin <auto[0],auto[0],auto[1]>
                                                              26
                                                                                            Covered
            bin <auto[1],auto[1],auto[0]>
bin <auto[0],auto[1],auto[0]>
                                                            335
                                                                           1
                                                                                            Covered
                                                                          1
                                                            464
                                                                                            Covered
                                                                          1
            bin <auto[1],auto[0],auto[0]>
                                                             392
                                                                                            Covered
            bin <auto[0],auto[0],auto[0]>
                                                             260
                                                                           1
                                                                                            Covered
    Cross Cross_rd_wr_ALMOSTEMPTY
                                                         100.00%
                                                                         100
                                                                                            Covered
                                                              8
        covered/total bins:
                                                                         8
        missing/total bins:
                                                                          8
                                                         100.00%
                                                                         100
        % Hit:
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>
                                                             208
                                                                           1
                                                                                            Covered
            bin <auto[0],auto[1],auto[1]>
bin <auto[1],auto[0],auto[1]>
                                                              50
                                                                           1
                                                                                            Covered
                                                             59
                                                                                            Covered
                                                                          1
            bin <auto[0],auto[0],auto[1]>
                                                              70
                                                                           1
                                                                                            Covered
            bin <auto[1],auto[1],auto[0]>
                                                             210
                                                                           1
                                                                                            Covered
            bin <auto[0],auto[1],auto[0]>
                                                             435
                                                                          1
                                                                                            Covered
            bin <auto[1],auto[0],auto[0]>
bin <auto[0],auto[0],auto[0]>
                                                             353
                                                                           1
                                                                                            Covered
                                                             216
                                                                           1
                                                                                            Covered
    Cross Cross_rd_wr_UNDERFLOW
                                                         100.00%
                                                                         100
                                                                                            Covered
                                                             5
        covered/total bins:
                                                                          5
        missing/total bins:
                                                                           5
        % Hit:
                                                         100.00%
                                                                         100
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>
                                                             418
                                                                           1
                                                                                            Covered
            bin <auto[0],auto[1],auto[0]>
                                                             485
                                                                           1
                                                                                            Covered
            bin <auto[1],auto[0],auto[1]>
                                                             110
                                                                                            Covered
            bin <auto[1],auto[0],auto[0]>
bin <auto[0],auto[0],auto[0]>
                                                             302
                                                                                            Covered
                                                                           1
                                                             286
                                                                                            Covered
        Illegal and Ignore Bins:
             illegal bin bigh rd full low write
                                                               0
                                                                                             ZERO
             illegal bin bigh underflow low read
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
```

## o Code Coverage

## • Branch coverage

```
-----Branch Details------
 Branch Coverage for instance /FIFO_TOP/dut
   Branch totals: 3 hits of 3 branches = 100.00%
                    889 Count coming in to IF
1 144 if (FIFO_if_full && FIFO_if_wr_en && !FIFO_if_rd_en)
1 745 else
 Branch totals: 2 hits of 2 branches = 100.00%
                                                                                              1615 Count coming in to IF
29 if (|FIFO_if_rst_0| begin
627 else if (FIFO_if_rd_en && count != 0) begin
959 else begin
 Branch totals: 3 hits of 3 branches = 100.00%
        59 1339 Count coming in to IF
59 1 29 if (!FIFO_if_rst_n) begin
62 1 1310 else begin
Branch totals: 2 hits of 2 branches = 100.00%
                   | 1310 | Count coming in to IF | 1 | 420 | if (((FIFO.if.WC.en, FIFO.if.cd.en) == 2'b10) && !FIFO.if.full) || 1 | 350 | else if (((FIFO.if.WC.en, FIFO.if.cd.en) == 2'b01) && !FIFO.if.emety) || 241 | 242 | 243 | 244 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 | 245 |
 Branch totals: 3 hits of 3 branches = 100.00%
                                     783 Count coming in to IF

1 77 assign FIFO if full = (count == FIFO if FIFO DEPTH) ? 1 : 0;

206 assign FIFO if full = (count == FIFO if FIFO DEPTH) ? 1 : 0;
 Branch totals: 2 hits of 2 branches = 100.00%
                                                                                                 783 Count coming in to IF
135 assign FIFO if empty = (count == 0) ? 1 : 0;
648 assign FIFO if empty = (count == 0) ? 1 : 0;
         76
76 1
76 2
 Branch totals: 2 hits of 2 branches = 100.00%
                                                                    783 Count coming in to IF
92 assign FIF0_if.almostfull = (count == FIF0_if.FIF0_DEPTH-1) ? 1 : 0; // Almost full condition
691 assign FIF0_if.almostfull = (count == FIF0_if.FIF0_DEPTH-1) ? 1 : 0; // Almost full condition
691 ches = 100 00%
 Branch totals: 2 hits of 2 branches = 100.00%
```

### • Statement Coverage

```
-----Statement Details-----
Statement Coverage for instance /FIFO_TOP/dut --
      Line
                              Item
                                                                                               Source
   File FIFO.sv
                                                                                                module FIFO(FIFO interface DUT FIFO if);
                                                                                                       // Calculate the maximum address size for the FIFO based on its depth localparam max fifo addr = $clog2(FIFO_if_FIFO_DEPIH);
                                                                                                      // Memory array to store FIFO data
reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
                                                                                                      // Write and Read pointers
reg [max_fifo_addr-1:0] wc.ptr, rd.ptr;
// Count of elements in the FIFO
reg [max_fifo_addr:0] count;
      10
11
      12
13
14
15
16
17
18
                                                                                                            Write Operation
                                                                                                       always @(posedge FIFO if clk or negedge FIFO if rst n) begin if (!FIFO if rst n) begin
                                   1
                                                                              1615
                                                                                   29
                                                                                                                     wc_otr <= 0;
EIFO if.overflow <= 0; // Reset overflow condition
EIFO if.wr.ack <= 0; // Reset write acknowledgment</pre>
                                                                                   29
      19
20
21
                                                                                   29
                                                                                                              else if (FIFO_if_wr_en && count < FIFO_if_FIFO_DEPIH) begin
                                                                                                                     // write data to memory and acknowledge
mem[wr.otr] <= EIFO if data in;
EIFO if wr.ack <= 1;
      22
23
24
25
26
27
28
29
30
31
                                                                                 697
                                                                                                                      wr.ptr <= wr.ptr + 1; // Increment write pointer
                                                                                 697
                                                                                                              else begin
                                                                                                                     EIFO_if_wr_ack <= 0;

// Check for overflow condition when trying to write into a full FIFO

if (EIFO_if_overflow <= 1;

EIFO_if_overflow <= 1;
                                   1
                                                                                 889
                                   1
                                                                                 144
      32
33
34
35
36
37
                                                                                                                            EIFO_if.overflow <= 0; // Reset overflow if not full
                                                                                 745
                                                                                                             end
                                                                                                       end
                                                                                                        // Read Operation
                                                                                                       always @(posedge ELEO if clk or negedge ELEO if rst n) begin
if (!ELEO if rst n) begin
rd.otr <= 0;
      38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
                                   1
                                                                               1615
                                                                                                                      EIFO_if_underflow <= 0; // Reset underflow condition
                                                                                   29
                                                                                                             end else if (FIFO if rd en && count != 0) begin 
// Read data from memory 
FIFO if data out <= mem[rd otr]; 
rd otr <= rd otr + 1; // Increment read pointer
                                                                                 627
                                                                                                             eno
else begin
// Check for underflow condition when trying to read from an empty FIFO
if (FIFO_if.empty && !FIFO_if.wc_en && FIFO_if.rd_en)
FIFO_if.underflow <= 1;
                                   1
                                                                                 110
                                                                                 849
                                                                                                                            FIFO if underflow <= 0; // Reset underflow if not empty
                                                                                                             end
                                                                                                       end
                                                                                                       // Count Logic
                                                                                                       always @(posedge FIFO if.clk or negedge FIFO if.rst_n) begin if (!FIFO if.rst_n) begin count <= 0; // Initialize count on reset
                                   1
                                                                              1339
      58
59
60
61
62
63
                                   1
                                                                                   29
                                                                                                                     e degin
// Update count based on read/write enable signals and FIFO status
if ((({EIFO_if.wc.en, EIFO_if.cd.en) == 2'b10) && !EIFO_if.full) |
(EIFO_if.emotv && ({EIFO_if.wc.en, EIFO_if.cd.en} == 2'b11)))
count <= count + 1; // Increment count for write
      64
65
66
                                                                                 420
     56
57
58
                                                                                                // Count Logic
                                                                                                // count togic
always @(posedge EIFO if.clk or negedge EIFO if.rst n) begin
if (|EIFO if.rst n) begin
count <= 0; // Initialize count on reset
                                1
                                                                         1339
     59
60
61
                                                                                                      else begin
     62
                                                                                                             63
64
     65
66
67
68
69
70
71
72
73
74
75
76
77
                                                                           428
                                                                                                             else if ((({EFEO_if.wc.ep, EFEO_if.cd.ep} == 2'b01) && !EFEO_if.empty) ||

(EFEO_if.full && ({EFEO_if.wc.ep, EFEO_if.cd.ep} == 2'b11)))

count <= count - 1; // Decrement count for read
                                                                           350
                                                                                                      end
                                                                                                end
                                                                                                // Status Signals
                                                                                                // Status Signals
assign ETFO_if_full = (count == EIFO_if_FIFO_DEPTH) ? 1 : 0;
assign ETFO_if_empty = (count == 0) ? 1 : 0;
assign ETFO_if_empty = (count == PFFO_if_FIFO_DEPTH-1) ? 1 : 0; // Almost full condition
assign ETFO_if_almostempty = (count == 1) ? 1 : 0; // Almost empty condition
                                                                           784
                                                                            784
784
```

## • Toggle Coverage