


Name: Mohamed Adel Abdelrahem Ahmed


mail: mhmdadel344@gmail.com

## 3-bit Counter FPGA

The elaborated design after following the steps in the lab and inserting the PLL to lower the clock from 100MHZ to 8MHZ and then designed a clock divider to lower more from 8MHZ to 1HZ to be able to see the counting process in real life time



## The implemented design





## Behavioral simulation example

I divided the 8MHZ by only 800 so it will count every 100usec because the simulation take long time to count but for real 1 second we will divide by 8000000

