Synchronous FIFO

1. Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When reset is asserted, the internal pointers and counters should be zero	Directed at the start of the simulation	Cover reset flags: empty=1, full=0, almostfull=0, almostempty=0, wr_ack=0, overflow=0, underflow=0	Check the rst_n behavior through assertions and golden model
FIFO_2	When a write enable signal (wr_en) is active and the FIFO is not full, wr_ack should be asserted to confirm the write operation.	Directed during the simulation	Cover wr_ack bins; Cross wr_en, rd_en, wr_ack	Check the wr_ack through assertions
FIFO_3	If a write is attempted when the FIFO is full, overflow should be asserted.	Directed during the simulation	Cover overflow bins; Cross wr_en, rd_en, overflow (ignore invalid)	Check the overflow through assertions
FIFO_4	If a read is attempted when the FIFO is empty, underflow should be asserted.	Directed during the simulation	Cover underflow bins; Cross wr_en, rd_en, underflow (ignore invalid)	Check the underflow through assertions
FIFO_5	When the internal count is zero, the empty flag should be asserted.	Directed during the simulation	Cover empty bins; Cross wr_en, rd_en, empty (ignore invalid)	Check the empty flag through assertions
FIFO_6	When the internal count equals the FIFO depth, the full flag should be asserted.	Directed during the simulation	Cover full bins; Cross wr_en, rd_en, full (ignore invalid)	Check the full flag through assertions
FIFO_7	When the count reaches FIFO depth - 1, almostfull should be asserted.	Directed during the simulation	Cover almostfull bins; Cross wr_en, rd_en, almostfull	Check the almost full flag through assertions
FIFO_8	When the count equals 1, the almostempty signal should be asserted.	Directed during the simulation	Cover almostempty bins; Cross wr_en, rd_en, almostempty	Check the almost empty flag through assertions
FIFO_9	After writing or reading FIFO_DEPTH entries (0 to 7), the write or read pointer should eventually wrap around back to 0. Same applies for the counter (it should wrap from 8 to 0 with the reset).	Directed during the simulation	Cross full, empty, almostfull, almostempty with wr_en=1, rd_en=1 for wrap-around	Check the pointer wraparound through assertions and golden model
FIFO_10	Internal pointers cannot exceed the FIFO_DEPTH entries in any given time. Same applies for the counter.	Directed during the simulation	Cover boundary flags: full=1, almostfull=1, empty=1, almostempty=1	Check the pointer values through assertions
FIFO_11	when write_en is high , the data_in data should be stored in the FIFO	Directed during the simulation	Cover wr_en bins; Cross wr_en, rd_en with status flags for writes	Check the data_in through golden model
FIFO_12	when read_en is high , the data should be readed sequentially in data_out	Directed during the simulation	Cover rd_en bins; Cross wr_en, rd_en with status flags for reads	Check the data_out through golden model
FIFO_13	when asynchronous reset is asserted , all pointers should be zero and the FIFO should considered empty	Directed during the simulation	Cover post-async reset flags: empty=1, full=0, almostfull=0, almostempty=0	Check the rst_n behavior through assertions in the top module

2. Design edits

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
      if (!fifo if.rst n) begin
             wr_ptr <= 0;
             fifo_if.wr_ack <= 0;
             fifo if.overflow <= 0; //improve</pre>
        else if (fifo if.wr en && count < fifo if.FIFO DEPTH) begin
              mem[wr_ptr] <= fifo_if.data_in;</pre>
              fifo_if.wr_ack <= 1;
              fifo if.overflow <= 0; //improve
              if(wr_ptr == fifo_if.FIFO_DEPTH-1) //improve
                     wr_ptr <= 0;
              else
                    wr_ptr <= wr_ptr + 1;
        end
   always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
         rd_ptr <= 0;
fifo_if.underflow <= 0; //improve
      else if (fifo_if.rd_en && count != 0) begin
         e In (III_II..ue) aa count := 0) begin
fifo_if.data_out <= memm[rd_ptr];
if(rd_ptr == fifo_if.FIFO_DEPTH-1) //improve
rd_ptr <= 0;
else
      //improve
if (fifo_if.empty & fifo_if.rd_en && fifo_if.rst_n)
    fifo_if.underflow <= 1;</pre>
```

Design code:

```
### Office of the content of the co
```

```
v property write ack;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.wr_en && !fifo_if.full)
|=> (fifo_if.wr_ack == 1);
@(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
(fifo_if.rd_en && fifo_if.empty) |=> (fifo_if.underflow == 1);
v property empty_flag;
v @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
       (count == 0) |-> (fifo_if.empty == 1);
 v property full_flag;
v property almostfull_flag;
v @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
   (count == fifo_if.FIFO_DEPTH-1) |-> (fifo_if.almostfull == 1);
     roperty write_ptr_wrap;
@(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
(fifo_if.wr_en && !fifo_if.full && wr_ptr == fifo_if.FIFO_DEPTH-1) |-> (wr_ptr == 0);
   property read_ptr_wrap;
  @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
  (fifo_if.rd_en && !fifo_if.empty && rd_ptr == fifo_if.FIFO_DEPTH-1) |-> (rd_ptr == 0);
   property pointer_threshold;
  @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
  (wr_ptr < fifo_if.FIFO_DEPTH && rd_ptr < fifo_if.FIFO_DEPTH);</pre>
    property count_threshold;
  @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
  (count <= fifo_if.FIFO_DEPTH);</pre>
   FIFO_2 : assert
FIFO_3 : assert
                                      y(write_ack);
y(overflow_detection);
                                      /(empty_flag);
/(full_flag);
                                      y(almostempty_flag);
y(almostfull_flag);
rty(write_ptr_wrap);
    FIFO 8 : assert
                                         y(read_ptr_wrap);
ty(pointer_threshold);
ty(count_threshold);
    FIFO 10 0 : assert
                              fifo_if.clk or negedge fifo_if.rst_n) begin
           nys @(posedge fifo_if.cik
if (!fifo_if.rst_n) begin
                 wr_ptr <= 0;
fifo_if.wr_ack <= 0;</pre>
                 mem[wr_ptr] <= fifo_if.data_in;
fifo_if.wr_ack <= 1;</pre>
                 if(wr_ptr == fifo_if.FIFO_DEPTH-1) //improve
    wr_ptr <= 0;</pre>
                 fifo_if.wr_ack <= 0;
if (fifo_if.full & fifo_if.wr_en)</pre>
```

fifo_if.overflow <= 0;

```
ind

refin

refi
```

Interface:

```
interface FIFO_if #(parameter FIFO_DEPTH = 8, parameter FIFO_WIDTH = 16)(clk);
input bit clk;
logic rst_m;
logic mr.en;
logic fd.en;
logic [FIFO_WIDTH-1:0] data_in;
logic [FIFO_WIDTH-1:0] data_out;
logic rwlt;
logic empty;
logic almostempty;
logic almostempty;
logic overflow;
logic overflow;
modport DUT(
    input clk,
    input rst_m,
    input wr_en,
    input wr_en,
    input data_in,
    output data_out,
    output data_out,
    output data_out,
    output almostfull,
    output almostempty,
    output almostempty,
    output wr_enk,
    output valent almostfull,
    output almostempty,
    output valent almostempty,
    output valent output overflow,
    output overflow,
    output output overflow,
    output overflow,
    output underflow
);
```

```
modport TEST(
input CLK,
output wr_en,
output data_in,
input data_out,
input damostfull,
input almostfull,
input underflow

input twe_en,
input wr_en,
input wr_en,
input we_en,
input wr_en,
input data_in,
i
```

Shared package:

```
# shared_pkg.sv > {}) shared_pkg
package
logic error_cnt;
logic correct_cnt;
bit test_finished;
event sample_event;

package shared_pkg
endpackage shared_pkg

endpackage shared_pkg

package shared_pkg
endpackage shared_pkg
```

Transaction package:

```
### DEFO_Transaction_pkg;

| package FFFO_transaction_pkg;
| class class
```

Coverage package:

```
bins OVERFLOW_1 = {1};
}

bins OVERFLOW_1 = {1};
}

underflow : coverpoint f_cvg_txn.underflow{
bins UNDERFLOW_0 = {0};
bins UNDERFLOW_1 = {1};
}

m_ack : coverpoint f_cvg_txn.wr_ack{
bins NR_ACK_0 = {0};
bins NR_ACK_1 = {1};
}

cross_1 : cross write_en, read_en , full[]
ignore_bins cross_11 = binsof(write_en.NR_EN_1) && binsof(full.FULL_1);
]

cross_2 : cross write_en, read_en , empty{
ignore_bins cross_22 = binsof(read_en.RD_EN_1) && binsof(empty.EMPTY_1);
}

cross_3 : cross write_en, read_en , almostfull;
cross_4 : cross write_en, read_en , almostfull;
cross_5 : cross write_en, read_en , almostfull;
cross_6 : cross write_en, read_en , overflow{
ignore_bins cross_55 = binsof(write_en.NR_EN_0) && binsof(overflow.OVERFLOW_1);
}

cross_6 : cross write_en, read_en , underflow{
ignore_bins cross_66 = binsof(read_en.RD_EN_0) && binsof(underflow.UNDERFLOW_1);
}

cross_7 : cross write_en, read_en , underflow{
ignore_bins cross_66 = binsof(read_en.RD_EN_0) && binsof(underflow.UNDERFLOW_1);
}

cross_7 : cross write_en, read_en , wr_ack{
ignore_bins cross_77 = binsof(write_en.NR_EN_0) && binsof(wr_ack.NR_ACK_1);
}
endgroup : FIFO_cvg_cg
```

```
function new();
fIFO_cvg_cg = new();
endfunction : new

function void sample_data(FIFO_transaction F_txn);

function void sample_data(FIFO_transaction F_txn);

F_cvg_txn = F_txn;
FIFO_cvg_cg.sample();
endfunction : sample_data

endclass : FIFO_coverage
endpackage : FIFO_cov_pkg
```

Score board:

Monitor:

```
monitorsv > pmonitor
import FIFO_transaction_pkg::*;
import FIFO_sb_pkg::*;
import FIFO_cov_pkg::*;
import shared_pkg::*;

module monitor(FIFO_if.mon fifo_if);
FIFO_transaction fifo_txn;
FIFO_sb fifo_sb;
FIFO_coverage fifo_cvg;
```

```
initial

fifo tm = new(65,65);

fifo_tsh = new(5);

forever begin

// Wait for event triggered by testbench after driving inputs

wait(sample_event.triggered);

// Regedge fifo_fst.ck);

// fifo_tsh.rst = fifo_if.nst_n;

// fifo_tsh.rst = fifo_if.nst_n;

// fifo_tsh.rst = fifo_if.nst_n;

// fifo_tsh.rst = fifo_if.data_in;

// fifo_tsh.rst = fif
```

Tb:

```
| Import FIFO_transaction_pkg::*;
| import FIFO_transaction_pkg::*;
| import FIFO_transaction fifo_ts;
| import FIFO_transaction pkg::*;
| import FIFO_transaction pkg::**
| import FIFO_transaction
```

Top module:

```
## topsy > d* top

1 ∨ module top();

2

3 bit clk;

4

5 ∨ initial

6 ∨ begin

7 clk = 0;

8 forever #1 clk = ~clk;

9 end

10

11

12

15

16 ∨ Dur(fifo_if);

17 ∨ clt = fifo_if(clk);

18 FIFO_DUR(fifo_if);

19 monitor mon(fifo_if);

15

16 ∨ always_comb begin

17 ∨ if(lifo_if.ir.st_n) begin

18

20 assert final (fifo_if.merlow = 0);

21 assert final (fifo_if.erb() = 0);

22 assert final (fifo_if.erb() = 0);

23 assert final (fifo_if.erb() = 0);

24 assert final (fifo_if.almostempty = 0);

25 endmodule

27

28 endmodule
```

Do file:

```
Frundo

vlib work

vlig shared_pkg.sv FIFO_transaction.sv FIFO_cov.sv FIFO_sb.sv FIFO_if.sv FIFO_if.sv FIFO_tb.sv monitor.sv top.sv +cover -covercells

vsim -voptargs=+acc work.top -cover

add wave *

add wave *

sim:/top/fifo_if/wn_en \

sim:/top/fifo_if/wn_en \

sim:/top/fifo_if/romerlow \

sim:/top/fifo_if/romerlow \

sim:/top/fifo_if/romerlow \

sim:/top/fifo_if/romerlow \

sim:/top/fifo_if/FIFO_WIDTH \

sim:/top/fifo_if/FIFO_WIDTH \

sim:/top/fifo_if/FIFO_DEPTH \

sim:/top/fifo_if/fIFO_out

sim:/top/fifo_if/data_out \

sim:/top/fifo_if/data_out \

sim:/top/fifo_if/data_out \


sim:/top/fifo_if/data_out \


sim:/top/fifo_if/calmostempty


coverage save top.ucdb -onexit -du work.ALSU

run -all
```

Questa snippet:









Assertions	1	I.		I		////				I		1	L I	=:
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Induded	
▲ /top/tb/#anonblk#182146786#14#4#/#ublk#182146786#14/immed15	Immediate	SVA	on	0	1	-	-	-	-		off	assert (randomize())	✓	
▲ /top/#ublk#31584#17/immed18	Immediate	SVA	on	0	1	-	-	-	-		off	assert (~fifo_if.wr_ack)	1	
▲ /top/#ublk#31584#17/immed19	Immediate	SVA	on	0	1	-	-	-	-		off	assert (~fifo_if.overflow)	1	
▲ /top/#ublk#31584#17/immed20	Immediate	SVA	on	0	1	-	-	-	-		off	assert (~fifo_if.underflow)	1	
	Immediate	SVA	on	0	1	-	-	-	-		off	assert (~fifo_if.full)	1	
	Immediate	SVA	on	0	1	-	-	-	-		off	assert (.fifo_if.empty)	1	
▲ /top/#ublk#31584#17/immed23	Immediate	SVA	on	0	1	-	-	-	-		off	assert (~fifo_if.almostfull)	1	
▲ /top/#ublk#31584#17/immed24	Immediate	SVA	on	0	1	-	-	-			off	assert (~fifo_if.almostempty)	1	

