

# Synchronous FIFO

## 1. Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When reset is asserted, the internal pointers and counters should be zero	Directed at the start of the simulation	Cover reset flags: empty=1, full=0, almostfull=0, almostempty=0, wr_ack=0, overflow=0, underflow=0	Check the rst_n behavior through assertions and golden model
FIFO_2	When a write enable signal (wr_en) is active and the FIFO is not full, wr_ack should be asserted to confirm the write operation.	Directed during the simulation	Cover wr_ack bins; Cross wr_en, rd_en, wr_ack	Check the wr_ack through assertions
FIFO_3	If a write is attempted when the FIFO is full, overflow should be asserted.	Directed during the simulation	Cover overflow bins; Cross wr_en, rd_en, overflow (ignore invalid)	Check the overflow through assertions
FIFO_4	If a read is attempted when the FIFO is empty, underflow should be asserted.	Directed during the simulation	Cover underflow bins; Cross wr_en, rd_en, underflow (ignore invalid)	Check the underflow through assertions
FIFO_5	When the internal count is zero, the empty flag should be asserted.	Directed during the simulation	Cover empty bins; Cross wr_en, rd_en, empty (ignore invalid)	Check the empty flag through assertions
FIFO_6	When the internal count equals the FIFO depth, the full flag should be asserted.	Directed during the simulation	Cover full bins; Cross wr_en, rd_en, full (ignore invalid)	Check the full flag through assertions
FIFO_7	When the count reaches FIFO depth - 1, almostfull should be asserted.	Directed during the simulation	Cover almostfull bins; Cross wr_en, rd_en, almostfull	Check the almost full flag through assertions
FIFO_8	When the count equals 1, the almostempty signal should be asserted.	Directed during the simulation	Cover almostempty bins; Cross wr_en, rd_en, almostempty	Check the almost empty flag through assertions
FIFO_9	After writing or reading FIFO_DEPTH entries (0 to 7), the write or read pointer should eventually wrap around back to 0. Same applies for the counter (it should wrap from 8 to 0 with the reset).	Directed during the simulation	Cross full, empty, almostfull, almostempty with wr_en=1, rd_en=1 for wrap-around	Check the pointer wraparound through assertions and golden model
FIFO_10	Internal pointers cannot exceed the FIFO_DEPTH entries in any given time. Same applies for the counter.	Directed during the simulation	Cover boundary flags: full=1, almostfull=1, empty=1, almostempty=1	Check the pointer values through assertions
FIFO_11	when write_en is high , the data_in data should be stored in the FIFO	Directed during the simulation	Cover wr_en bins; Cross wr_en, rd_en with status flags for writes	Check the data_in through golden model
FIFO_12	when read_en is high , the data should be readed sequentially in data_out	Directed during the simulation	Cover rd_en bins; Cross wr_en, rd_en with status flags for reads	Check the data_out through golden model
FIFO_13	when asynchronous reset is asserted , all pointers should be zero and the FIFO should considered empty	Directed during the simulation	Cover post-async reset flags: empty=1, full=0, almostfull=0, almostempty=0	Check the rst_n behavior through assertions in the top module

## 2. Design edits

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        wr_ptr <= 0;
        fifo_if.wr_ack <= 0;
        fifo_if.overflow <= 0; //improve

        else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
            mem[wr_ptr] <= fifo_if.data_in;
            fifo_if.wr_ack <= 1;
            fifo_if.overflow <= 0; //improve
            if(wr_ptr == fifo_if.FIFO_DEPTH-1) //improve
                wr_ptr <= 0;
            else
                wr_ptr <= wr_ptr + 1;
        end
    end
```

```
135 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
136     if (!fifo_if.rst_n) begin
137         rd_ptr <= 0;
138         fifo_if.underflow <= 0; //improve
139         fifo_if.data_out <= 0; //improve
140     end
141     else if (fifo_if.rd_en && count != 0) begin
142         fifo_if.data_out <= mem[rd_ptr];
143         if(rd_ptr == fifo_if.FIFO_DEPTH-1) //improve
144             rd_ptr <= 0;
145         else
146             rd_ptr <= rd_ptr + 1;
147     end
148
149     //improve
150     if (fifo_if.empty & fifo_if.rd_en && fifo_if.rst_n)
151         fifo_if.underflow <= 1;
152     else
153         fifo_if.underflow <= 0;
154 end
```

```

156 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
157     if (!fifo_if.rst_n) begin
158         count <= 0;
159     end
160     else begin // improve
161         case ((fifo_if.wr_en, fifo_if.rd_en))
162             2'b10: if (!fifo_if.full) count <= count + 1;
163             2'b01: if (!fifo_if.empty) count <= count - 1;
164             2'b11: begin
165                 if (fifo_if.empty) count <= count + 1;
166                 else if (fifo_if.full) count <= count - 1;
167             end
168             default: count <= count;
169         endcase
170     end
171 end
172
173 assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
174 assign fifo_if.empty = (count == 0)? 1 : 0;
175 assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1)? 1 : 0; //improve
176 assign fifo_if.almostempty = (count == 1)? 1 : 0;
177
178 endmodule

```

## Design code :

```

FIFO.sv > FIFO
1 //////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
7 //////////////////////////////////////////////////
8 module FIFO(FIFO_if.DUT fifo_if);
9
10 localparam max_fifo_addr = $clog2(fifo_if.FIFO_DEPTH);
11
12 reg [fifo_if.FIFO_WIDTH-1:0] mem [fifo_if.FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17 `ifdef SIM
18 always_comb begin //FIFO_13
19     if(!fifo_if.rst_n) begin
20         count_rst : assert final(count == 0);
21         wr_ptr_rst : assert final(wr_ptr == 0);
22         rd_ptr_rst : assert final(rd_ptr == 0);
23     end
24     if(count ==1) begin
25         almostempty_assert : assert final(fifo_if.almostempty == 1'b1);
26     end
27     else if (count == 0) begin
28         empty_assert_comb : assert final(fifo_if.empty == 1'b1);
29     end
30     else if (count == fifo_if.FIFO_DEPTH) begin
31         full_assert_comb : assert final(fifo_if.full == 1'b1);
32     end
33     else if (count == fifo_if.FIFO_DEPTH-1) begin
34         almostfull_assert : assert final(fifo_if.almostfull == 1'b1);
35     end
36 end
37
38 property reset_behavior;

```

```

38 property reset_behavior;
39 endproperty
40
41
42 ✓ property write_ack;
43 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.wr_en && !fifo_if.full)
44 |   => (fifo_if.wr_ack == 1);
45 endproperty
46
47 ✓ property overflow_detection;
48 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
49 |   (fifo_if.wr_en && fifo_if.full) => (fifo_if.overflow == 1);
50 endproperty
51
52 ✓ property underflow_detection;
53 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
54 |   (fifo_if.rd_en && fifo_if.empty) => (fifo_if.underflow == 1);
55 endproperty
56
57 ✓ property empty_flag;
58 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
59 |   (count == 0) |-> (fifo_if.empty == 1);
60 endproperty
61
62 ✓ property full_flag;
63 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
64 |   (count == fifo_if.FIFO_DEPTH) |-> (fifo_if.full == 1);
65 endproperty
66
67 ✓ property almostempty_flag;
68 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
69 |   (count == 1) |-> (fifo_if.almostempty == 1);
70 endproperty
71
72 ✓ property almostfull_flag;
73 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
74 |   (count == fifo_if.FIFO_DEPTH-1) |-> (fifo_if.almostfull == 1);
75 endproperty

```

```

77 property write_ptr_wrap;
78 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
79 |   (fifo_if.wr_en && !fifo_if.full && wr_ptr == fifo_if.FIFO_DEPTH-1) |-> (wr_ptr == 0);
80 endproperty
81
82 property read_ptr_wrap;
83 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
84 |   (fifo_if.rd_en && !fifo_if.empty && rd_ptr == fifo_if.FIFO_DEPTH-1) |-> (rd_ptr == 0);
85 endproperty
86
87 property pointer_threshold;
88 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
89 |   (wr_ptr < fifo_if.FIFO_DEPTH && rd_ptr < fifo_if.FIFO_DEPTH);
90 endproperty
91
92 property count_threshold;
93 | @ (posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
94 |   (count <= fifo_if.FIFO_DEPTH);
95 endproperty
96
97 FIFO_1 : assert property(reset_behavior);
98 FIFO_2 : assert property(write_ack);
99 FIFO_3 : assert property(overflow_detection);
100 FIFO_4 : assert property(underflow_detection);
101 FIFO_5 : assert property(empty_flag);
102 FIFO_6 : assert property(full_flag);
103 FIFO_7 : assert property(almostempty_flag);
104 FIFO_8 : assert property(almostfull_flag);
105 FIFO_9_1 : assert property(write_ptr_wrap);
106 FIFO_10_0 : assert property(pointer_threshold);
107 FIFO_10_1 : assert property(count_threshold);
108
109 `endif
110

```

```

111 ✓ always @ (posedge fifo_if.clk or negedge fifo_if.rst_n) begin
112 |   if (!fifo_if.rst_n) begin
113 |       wr_ptr <= 0;
114 |       fifo_if.wr_ack <= 0;
115 |       fifo_if.overflow <= 0; //improve
116 |   end
117 |   else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
118 |       mem[wr_ptr] <= fifo_if.data_in;
119 |       fifo_if.wr_ack <= 1;
120 |       fifo_if.overflow <= 0; //improve
121 |       if (wr_ptr == fifo_if.FIFO_DEPTH-1) //improve
122 |           wr_ptr <= 0;
123 |       else
124 |           wr_ptr <= wr_ptr + 1;
125 |   end
126 |   else begin
127 |       fifo_if.wr_ack <= 0;
128 |       if (fifo_if.full & fifo_if.wr_en)
129 |           fifo_if.overflow <= 1;
130 |       else
131 |           fifo_if.overflow <= 0;
132 |   end
133 end

```

```

135 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
136     if (!fifo_if.rst_n) begin
137         rd_ptr <= 0;
138         fifo_if.underflow <= 0; //improve
139         fifo_if.data_out <= 0; //improve
140     end
141     else if (fifo_if.rd_en && count != 0) begin
142         fifo_if.data_out <= mem[rd_ptr];
143         if (rd_ptr == fifo_if.FIFO_DEPTH-1) //improve
144             rd_ptr <= 0;
145         else
146             rd_ptr <= rd_ptr + 1;
147     end
148
149     //improve
150     if (fifo_if.empty & fifo_if.rd_en && fifo_if.rst_n)
151         fifo_if.underflow <= 1;
152     else
153         fifo_if.underflow <= 0;
154 end
155
156 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
157     if (!fifo_if.rst_n) begin
158         count <= 0;
159     end
160     else begin // improve
161         case ((fifo_if.wr_en, fifo_if.rd_en))
162             2'b10: if (!fifo_if.full) count <= count + 1;
163             2'b01: if (!fifo_if.empty) count <= count - 1;
164             2'b11: begin
165                 if (fifo_if.empty) count <= count + 1;
166                 else if (fifo_if.full) count <= count - 1;
167             end
168             default: count <= count;
169         endcase
170     end

```

```

170     end
171 end
172
173 assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
174 assign fifo_if.empty = (count == 0)? 1 : 0;
175 assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1)? 1 : 0; //improve
176 assign fifo_if.almostempty = (count == 1)? 1 : 0;
177
178 endmodule

```

## Interface:

```

interface FIFO_if #(parameter FIFO_DEPTH = 8, parameter FIFO_WIDTH = 16)(clk);
    input bit clk;
    logic rst_n;
    logic wr_en;
    logic rd_en;
    logic [FIFO_WIDTH-1:0] data_in;
    logic [FIFO_WIDTH-1:0] data_out;
    logic full;
    logic empty;
    logic almostfull;
    logic almostempty;
    logic wr_ack;
    logic overflow;
    logic underflow;

    modport DUT(
        input clk,
        input rst_n,
        input wr_en,
        input rd_en,
        input data_in,
        output data_out,
        output full,
        output empty,
        output almostfull,
        output almostempty,
        output wr_ack,
        output overflow,
        output underflow
    );

```

```

31  modport TEST(
32      input clk,
33      output rst_n,
34      output wr_en,
35      output rd_en,
36      output data_in,
37      input data_out,
38      input full,
39      input empty,
40      input almostfull,
41      input almostempty,
42      input wr_ack,
43      input overflow,
44      input underflow
45  );
46  modport mon(
47      input clk,
48      input rst_n,
49      input wr_en,
50      input rd_en,
51      input data_in,
52      input data_out,
53      input full,
54      input empty,
55      input almostfull,
56      input almostempty,
57      input wr_ack,
58      input overflow,
59      input underflow
60  );
61
62  endinterface

```

## Shared package:

```

shared_pkg.sv > {} shared_pkg
1  package shared_pkg;
2
3  logic error_cnt;
4  logic correct_cnt;
5  bit test_finished;
6  event sample_event;
7
8  endpackage : shared_pkg

```

## Transaction package:

```

FIFO_transaction.sv > {} FIFO_transaction_pkg > FIFO_transaction
1  package FIFO_transaction_pkg;
2
3  class FIFO_transaction;
4      parameter FIFO_WIDTH = 8;
5      bit clk;
6      rand logic rst_n;
7      rand logic wr_en;
8      rand logic rd_en;
9      rand logic [FIFO_WIDTH-1:0] data_in;
10     logic [FIFO_WIDTH-1:0] data_out;
11     logic full;
12     logic empty;
13     logic almostfull;
14     logic almostempty;
15     logic wr_ack;
16     logic overflow;
17     logic underflow;
18
19     integer RD_EN_ON_DIST;
20     integer WR_EN_ON_DIST;
21
22     function new(integer RD_EN_ON_DIST = 30, integer WR_EN_ON_DIST = 70);
23         this.RD_EN_ON_DIST = RD_EN_ON_DIST;
24         this.WR_EN_ON_DIST = WR_EN_ON_DIST;
25     endfunction : new
26
27     constraint reset_c { rst_n dist{0:=10, 1:=90};}
28     constraint wr_en_c { wr_en dist{0:=100-WR_EN_ON_DIST, 1:=WR_EN_ON_DIST};}
29     constraint rd_en_c { rd_en dist{0:=100-RD_EN_ON_DIST, 1:=RD_EN_ON_DIST};}
30
31     endclass : FIFO_transaction
32     endpackage : FIFO_transaction_pkg

```

## Coverage package:

```
1  package FIFO_cov_pkg;
2
3  import FIFO_transaction_pkg::*;
4
5  class FIFO_coverage;
6      FIFO_transaction F_cvg_txn;
7
8      covergroup FIFO_cvg_cg;
9          write_en : coverpoint F_cvg_txn.wr_en{
10              bins WR_EN_0 = {0};
11              bins WR_EN_1 = {1};
12          }
13          read_en : coverpoint F_cvg_txn.rd_en{
14              bins RD_EN_0 = {0};
15              bins RD_EN_1 = {1};
16          }
17          full : coverpoint F_cvg_txn.full{
18              bins FULL_0 = {0};
19              bins FULL_1 = {1};
20          }
21          empty : coverpoint F_cvg_txn.empty{
22              bins EMPTY_0 = {0};
23              bins EMPTY_1 = {1};
24          }
25          almostfull : coverpoint F_cvg_txn.almostfull{
26              bins ALMOSTFULL_0 = {0};
27              bins ALMOSTFULL_1 = {1};
28          }
29          almostempty : coverpoint F_cvg_txn.almostempty{
30              bins ALMOSTEMPTY_0 = {0};
31              bins ALMOSTEMPTY_1 = {1};
32          }
33          overflow : coverpoint F_cvg_txn.overflow{
34              bins OVERFLOW_0 = {0};
35              bins OVERFLOW_1 = {1};
36          }
37          underflow : coverpoint F_cvg_txn.underflow{
38              bins UNDERFLOW_0 = {0};
39              bins UNDERFLOW_1 = {1};
40          }
41          wr_ack : coverpoint F_cvg_txn.wr_ack{
42              bins WR_ACK_0 = {0};
43              bins WR_ACK_1 = {1};
44          }
45          cross_1 : cross write_en, read_en , full{
46              ignore_bins cross_11 = binsof(write_en.WR_EN_1) && binsof(full.FULL_1);
47          }
48          cross_2 : cross write_en, read_en , empty{
49              ignore_bins cross_22 = binsof(read_en.RD_EN_1) && binsof(empty.EMPTY_1);
50          }
51
52          cross_3 : cross write_en, read_en , almostfull;
53          cross_4 : cross write_en, read_en , almostempty;
54
55          cross_5 : cross write_en, read_en , overflow{
56              ignore_bins cross_55 = binsof(write_en.WR_EN_0) && binsof(overflow.OVERFLOW_1);
57          }
58
59          cross_6 : cross write_en, read_en , underflow{
60              ignore_bins cross_66 = binsof(read_en.RD_EN_0) && binsof(underflow.UNDERFLOW_1);
61          }
62
63          cross_7 : cross write_en, read_en , wr_ack{
64              ignore_bins cross_77 = binsof(write_en.WR_EN_0) && binsof(wr_ack.WR_ACK_1);
65          }
66      endgroup : FIFO_cvg_cg
67
68      function new();
69          FIFO_cvg_cg = new();
70      endfunction : new
71
72      function void sample_data(FIFO_transaction F_txn);
73          F_cvg_txn = F_txn;
74          FIFO_cvg_cg.sample();
75      endfunction : sample_data
76
77  endclass : FIFO_coverage
78  endpackage : FIFO_cov_pkg
```

## Score board:

```
1  package FIFO_sb_pkg;
2
3  import FIFO_transaction_pkg::*;
4  import shared_pkg::*;
5
6  parameter FIFO_WIDTH = 16;
7  parameter FIFO_DEPTH = 8;
8
9  class FIFO_sb;
10     logic [FIFO_WIDTH-1:0] data_out_ref;
11     logic [FIFO_WIDTH-1:0] fifo_mem[$];
12     reg [3:0] size;
13     int count = 0 ;
14
15     function new();
16         error_cnt = 0;
17         correct_cnt = 0;
18     endfunction : new
19
20     //FIFO_12
21     task check_data(FIFO_transaction F_txn);
22         reference_model(F_txn);
23         if (F_txn.data_out != data_out_ref)
24             begin
25                 $display("Mismatch Detected:");
26                 $display(" DUT: data_out=%0h ", F_txn.data_out );
27                 $display(" REF: data_out=%0h ", data_out_ref);
28                 error_cnt++;
29             end
30         else
31             correct_cnt++;
32     endtask : check_data
```

```
35     task reference_model(FIFO_transaction F_txn);
36         size = fifo_mem.size();
37         if(!F_txn.rst_n) begin
38             data_out_ref = 0;
39             fifo_mem.delete();
40             size = fifo_mem.size();
41         end
42         else begin
43             size = fifo_mem.size();
44             case ({F_txn.wr_en,F_txn.rd_en})
45                 2'b10: begin
46                     if (size != 8) begin
47                         fifo_mem.push_back(F_txn.data_in);
48                         data_out_ref = data_out_ref;
49                         // data_out_ref remains unchanged
50                     end
51                 end
52                 // Read only
53                 2'b01: begin
54                     if (size != 0) begin
55                         data_out_ref = fifo_mem.pop_front();
56                     end
57                 end
58                 // Read + Write simultaneously
59                 2'b11: begin
60                     if (size == 0) begin
61                         fifo_mem.push_back(F_txn.data_in);
62                     end
63                     else if (size == 8) begin
64                         data_out_ref = fifo_mem.pop_front();
65                     end
66                     else begin
67                         data_out_ref = fifo_mem.pop_front();
68                         fifo_mem.push_back(F_txn.data_in);
69                     end
70                 end
```

## Monitor:

```
monitor.sv > @ monitor
1  import FIFO_transaction_pkg::*;
2  import FIFO_sb_pkg::*;
3  import FIFO_cov_pkg::*;
4  import shared_pkg::*;
5
6  module monitor(FIFO_if.mon fifo_if);
7      FIFO_transaction fifo_txn;
8      FIFO_sb fifo_sb;
9      FIFO_coverage fifo_cv;
10
```

```

12 initial
13 begin
14     fifo_txn = new(65,65);
15     fifo_sb = new();
16     fifo_cvg = new();
17     forever begin
18         // Wait for event triggered by testbench after driving inputs
19         wait(sample_event.triggered);
20         @(negedge fifo_if.clk);
21         fifo_txn.rst_n = fifo_if.rst_n;
22         fifo_txn.wr_en = fifo_if.wr_en;
23         fifo_txn.rd_en = fifo_if.rd_en;
24         fifo_txn.data_in = fifo_if.data_in;
25         fifo_txn.data_out = fifo_if.data_out;
26         fifo_txn.full = fifo_if.full;
27         fifo_txn.empty = fifo_if.empty;
28         fifo_txn.almostfull = fifo_if.almostfull;
29         fifo_txn.almostempty = fifo_if.almostempty;
30         fifo_txn.wr_ack = fifo_if.wr_ack;
31         fifo_txn.overflow = fifo_if.overflow;
32         fifo_txn.underflow = fifo_if.underflow;
33         fork
34             fifo_cvg.sample_data(fifo_txn);|
35             fifo_sb.check_data(fifo_txn);
36         join
37         if(test_finished) begin
38             $display("Total Errors = %0d, Total Correct = %0d", error_cnt, correct_cnt);
39             $stop;
40         end
41     end
42 end
43
44 endmodule

```

Tb:

```

FIFO_tb.sv > FIFO_tb
1  import FIFO_transaction_pkg::*;
2  import shared_pkg::*;
3
4  module FIFO_tb(FIFO_if,TEST fifo_if);
5      FIFO_transaction fifo_txn;
6
7  initial
8      begin
9          fifo_txn = new(75,75);
10         fifo_if.wr_en = 0;
11         fifo_if.rd_en = 0;
12         fifo_if.data_in = 16'h0000;
13         assert_reset();
14         for(int i=0; i<25000; i++) begin
15             assert(fifo_txn.randomize());
16             fifo_if.rst_n = fifo_txn.rst_n;
17             fifo_if.wr_en = fifo_txn.wr_en;
18             fifo_if.rd_en = fifo_txn.rd_en;
19             fifo_if.data_in = fifo_txn.data_in;
20             @(negedge fifo_if.clk);
21
22             -> sample_event;
23         end
24         test_finished = 1;
25     end
26
27     task assert_reset();
28         fifo_if.rst_n = 0;
29         @(negedge fifo_if.clk);
30         fifo_if.rst_n = 1;
31         @(negedge fifo_if.clk);
32     endtask : assert_reset
33
34
35
36 endmodule : FIFO_tb

```




## Top module:

```
top.sv > top
1  module top();
2
3  bit clk;
4
5  initial
6  begin
7      clk = 0;
8      forever #1 clk = ~clk;
9  end
10
11  FIFO_if fifo_if(clk);
12  FIFO_DUT(fifo_if);
13  FIFO_tb tb(fifo_if);
14  monitor mon(fifo_if);
15
16  always_comb begin
17  if(!fifo_if.rst_n) begin
18      assert final (fifo_if.wr_ack == 0);
19      assert final (fifo_if.overflow == 0);
20      assert final (fifo_if.underflow == 0);
21      assert final (fifo_if.full == 0);
22      assert final (fifo_if.empty == 1);
23      assert final (fifo_if.almostfull == 0);
24      assert final (fifo_if.almostempty == 0);
25  end
26  end
27
28  endmodule
```

## Do file:

```
run.do
1  vlib work
2  vlog shared_pkg.sv FIFO_transaction.sv FIFO_cov.sv FIFO_sb.sv FIFO.sv FIFO_if.sv FIFO_tb.sv monitor.sv top.sv +cover -covercells
3  vsim -voptargs+acc work.top -cover
4  add wave *
5  add wave -position insertpoint \
6  sim:/top/fifo_if/wr_en \
7  sim:/top/fifo_if/wr_ack \
8  sim:/top/fifo_if/underflow \
9  sim:/top/fifo_if/rst_n \
10 sim:/top/fifo_if/rd_en \
11 sim:/top/fifo_if/overflow \
12 sim:/top/fifo_if/full \
13 sim:/top/fifo_if/FIFO_WIDTH \
14 sim:/top/fifo_if/FIFO_DEPTH \
15 sim:/top/fifo_if/empty \
16 sim:/top/fifo_if/data_out \
17 sim:/top/fifo_if/data_in \
18 sim:/top/fifo_if/clk \
19 sim:/top/fifo_if/almostfull \
20 sim:/top/fifo_if/almostempty
21 coverage save top.ucdb -onexit -du work.ALSU
22 run -all
23
```

## Questa snippet:



Code Coverage Analysis

Statements - by instance (/top/DUT)

Statement

```
111 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
113   wr_ptr <= 0;
114   fifo_if.wr_ack <= 0; //improve
115   fifo_if.overflow <= 0; //improve
118   mem[wr_ptr] <= fifo_if.data_in;
119   fifo_if.wr_ack <= 1;
120   fifo_if.overflow <= 0; //improve
122   wr_ptr <= 0;
124   wr_ptr <= wr_ptr + 1;
127   fifo_if.wr_ack <= 0;
129   fifo_if.overflow <= 0;
131   fifo_if.overflow <= 0;
135 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
137   rd_ptr <= 0;
138   fifo_if.underflow <= 0; //improve
139   fifo_if.data_out <= 0; //improve
142   fifo_if.data_out <= mem[rd_ptr];
144   rd_ptr <= 0;
146   rd_ptr <= rd_ptr + 1;
151   fifo_if.underflow <= 1;
153   fifo_if.underflow <= 0;
156 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
158   count <= 0;
162   2'b10: if (!fifo_if.full) count <= count + 1;
163   2'b01: if (!fifo_if.empty) count <= count - 1;
165   if (fifo_if.empty) count <= count + 1;
166   else if (fifo_if.full) count <= count - 1;
168   default: count <= count;
173   assign fifo_if.full = (count == fifo_if.FIFO_DEPTH) ? 1 : 0;
174   assign fifo_if.empty = (count == 0) ? 1 : 0;
175   assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1) ? 1 : 0; //improve
```

Code Coverage Analysis

Branches - by instance (/top/DUT)

Branch

```
FIFO.sv
112 if (!fifo_if.rst_n) begin
117 else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
121 if (wr_ptr == fifo_if.FIFO_DEPTH-1) //improve
123 else
126 else begin
128 if (fifo_if.full & fifo_if.wr_en)
130 else
136 if (!fifo_if.rst_n) begin
141 else if (fifo_if.rd_en && count != 0) begin
143 if (rd_ptr == fifo_if.FIFO_DEPTH-1) //improve
145 else
150 if (fifo_if.empty & fifo_if.rd_en && fifo_if.rst_n)
152 else
157 if (!fifo_if.rst_n) begin
160 else begin // improve
162 2'b10: if (!fifo_if.full) count <= count + 1;
163 2'b01: if (!fifo_if.empty) count <= count - 1;
164 2'b11: begin
165 if (fifo_if.empty) count <= count + 1;
166 else if (fifo_if.full) count <= count - 1;
168 default: count <= count;
173 assign fifo_if.full = (count == fifo_if.FIFO_DEPTH) ? 1 : 0;
174 assign fifo_if.empty = (count == 0) ? 1 : 0;
175 assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1) ? 1 : 0; //improve
176 assign fifo_if.almostempty = (count == 1) ? 1 : 0;
```

Code Coverage Analysis

Toggles - by instance (/top/DUT)

Toggle

```
sim:/top/DUT
count
count[0]
count[1]
count[2]
count[3]
rd_ptr
rd_ptr[0]
rd_ptr[1]
rd_ptr[2]
wr_ptr
wr_ptr[0]
wr_ptr[1]
wr_ptr[2]
```

Assertions

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
/top/tb/#anorbk#182146786#14#4#/#ubk#182146786#14/Immed_15	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (randomize(...))	✓
/top/#ubk#31584#17/Immed_18	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.wr_ack)	✓
/top/#ubk#31584#17/Immed_19	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.overflow)	✓
/top/#ubk#31584#17/Immed_20	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.underflow)	✓
/top/#ubk#31584#17/Immed_21	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.full)	✓
/top/#ubk#31584#17/Immed_22	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.empty)	✓
/top/#ubk#31584#17/Immed_23	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.almostfull)	✓
/top/#ubk#31584#17/Immed_24	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~fifo_if.almostempty)	✓

```

Transcript
coverage report --assert --detail / .
# Coverage Report by instance with details
#
=====
=== Instance: /top/tb
=== Design Unit: work.FIFO_tb
=====
# Assertion Coverage:
#   Assertions           1       1       0   100.00%
#
# Name           File(Line)           Failure   Pass
#                   Count           Count
#
# /top/tb/#anonblk#182146786#14#4#/#sublk#182146786#14/immed_15
#                   FIFO_tb.sv(15)           0       1
#
=====
=== Instance: /top
=== Design Unit: work.top
=====
# Assertion Coverage:
#   Assertions           7       7       0   100.00%
#
# Name           File(Line)           Failure   Pass
#                   Count           Count
#
# /top/#sublk#31584#17/immed_24
#                   top.sv(24)           0       1
# /top/#sublk#31584#17/immed_23
#                   top.sv(23)           0       1
# /top/#sublk#31584#17/immed_22
#                   top.sv(22)           0       1
# /top/#sublk#31584#17/immed_21
#                   top.sv(21)           0       1
# /top/#sublk#31584#17/immed_20
#                   top.sv(20)           0       1
# /top/#sublk#31584#17/immed_19
#

```

```

#
# ASSERTION RESULTS:
#
# Name           File(Line)           Failure   Pass
#                   Count           Count
#
# /top/#sublk#31584#17/immed_24
#                   top.sv(24)           0       1
# /top/#sublk#31584#17/immed_23
#                   top.sv(23)           0       1
# /top/#sublk#31584#17/immed_22
#                   top.sv(22)           0       1
# /top/#sublk#31584#17/immed_21
#                   top.sv(21)           0       1
# /top/#sublk#31584#17/immed_20
#                   top.sv(20)           0       1
# /top/#sublk#31584#17/immed_19
#                   top.sv(19)           0       1
# /top/#sublk#31584#17/immed_18
#                   top.sv(18)           0       1
# /top/tb/#anonblk#182146786#14#4#/#sublk#182146786#14/immed_15
#                   FIFO_tb.sv(15)           0       1
#
# Total Coverage By Instance (filtered view): 100.00%

```

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_Instances	Get_inst_coverage	Comment
/FIFO_cov_pkg/FIFO_coverage		100.00%							
TYPE FIFO_cov_cg		100.00%	100	100.00%				auto(1)	
CVP FIFO_cov_cg::write_en		100.00%	100	100.00%					
CVP FIFO_cov_cg::read_en		100.00%	100	100.00%					
CVP FIFO_cov_cg::full		100.00%	100	100.00%					
CVP FIFO_cov_cg::empty		100.00%	100	100.00%					
CVP FIFO_cov_cg::almostfull		100.00%	100	100.00%					
CVP FIFO_cov_cg::almostempty		100.00%	100	100.00%					
CVP FIFO_cov_cg::overflow		100.00%	100	100.00%					
CVP FIFO_cov_cg::underflow		100.00%	100	100.00%					
CVP FIFO_cov_cg::wr_ack		100.00%	100	100.00%					
CROSS FIFO_cov_cg::cross_2		100.00%	100	100.00%					
bin <WR_EN_1_RD_EN_1_EMPTY_0>		12650	1	100.00%					
bin <WR_EN_0_RD_EN_1_EMPTY_0>		1515	1	100.00%					
bin <WR_EN_1_RD_EN_0_EMPTY_1>		461	1	100.00%					
bin <WR_EN_1_RD_EN_0_EMPTY_0>		4244	1	100.00%					
bin <WR_EN_0_RD_EN_0_EMPTY_1>		474	1	100.00%					
bin <WR_EN_0_RD_EN_0_EMPTY_0>		1099	1	100.00%					
ignore_bin_cross_22		4557	-	-					
CROSS FIFO_cov_cg::cross_3		100.00%	100	100.00%					
bin <WR_EN_1_RD_EN_1_ALMOSTFU...		90	1	100.00%					
bin <WR_EN_0_RD_EN_1_ALMOSTFU...		3	1	100.00%					
bin <WR_EN_1_RD_EN_0_ALMOSTFU...		41	1	100.00%					
bin <WR_EN_0_RD_EN_0_ALMOSTFU...		11	1	100.00%					
bin <WR_EN_1_RD_EN_1_ALMOSTFU...		13984	1	100.00%					
bin <WR_EN_0_RD_EN_1_ALMOSTFU...		4645	1	100.00%					
bin <WR_EN_1_RD_EN_0_ALMOSTFU...		4664	1	100.00%					
bin <WR_EN_0_RD_EN_0_ALMOSTFU...		1562	1	100.00%					
CROSS FIFO_cov_cg::cross_4		100.00%	100	100.00%					
bin <WR_EN_1_RD_EN_1_ALMOSTE...		7973	1	100.00%					
bin <WR_EN_0_RD_EN_1_ALMOSTE...		779	1	100.00%					
bin <WR_EN_1_RD_EN_0_ALMOSTE...		908	1	100.00%					
bin <WR_EN_0_RD_EN_0_ALMOSTE...		565	1	100.00%					
bin <WR_EN_1_RD_EN_1_ALMOSTE...		6101	1	100.00%					
bin <WR_EN_0_RD_EN_1_ALMOSTE...		2660	1	100.00%					
CROSS FIFO_cov_cg::cross_5		100.00%	100	100.00%					
bin <WR_EN_1_RD_EN_1_OVERFLO...		18	1	100.00%					
bin <WR_EN_1_RD_EN_0_OVERFLO...		4	1	100.00%					
bin <WR_EN_1_RD_EN_1_OVERFLO...		14056	1	100.00%					
bin <WR_EN_0_RD_EN_1_OVERFLO...		4648	1	100.00%					
bin <WR_EN_1_RD_EN_0_OVERFLO...		4701	1	100.00%					
bin <WR_EN_0_RD_EN_0_OVERFLO...		1573	1	100.00%					
ignore_bin_cross_35		0	-	-					
CROSS FIFO_cov_cg::cross_6		100.00%	100	100.00%					
bin <WR_EN_1_RD_EN_1_UNDERFLO...		2766	1	100.00%					
bin <WR_EN_1_RD_EN_1_UNDERFLO...		11308	1	100.00%					
bin <WR_EN_0_RD_EN_1_UNDERFLO...		953	1	100.00%					
bin <WR_EN_0_RD_EN_1_UNDERFLO...		3695	1	100.00%					
bin <WR_EN_1_RD_EN_0_UNDERFLO...		4705	1	100.00%					
bin <WR_EN_0_RD_EN_0_UNDERFLO...		1573	1	100.00%					
ignore_bin_cross_66		0	-	-					
CROSS FIFO_cov_cg::cross_7		100.00%	100	100.00%					
bin <WR_EN_1_RD_EN_1_WR_ACK...		12632	1	100.00%					
bin <WR_EN_1_RD_EN_0_WR_ACK...		4240	1	100.00%					
bin <WR_EN_1_RD_EN_1_WR_ACK...		1442	1	100.00%					
bin <WR_EN_0_RD_EN_1_WR_ACK...		4648	1	100.00%					
bin <WR_EN_1_RD_EN_0_WR_ACK...		465	1	100.00%					
bin <WR_EN_0_RD_EN_0_WR_ACK...		1573	1	100.00%					
ignore_bin_cross_77		0	-	-					