


Spartan6 – DSP48A1



Prepared By : Mohamed Mostafa Mohamed Ali

Submitted to : Eng/Kareem Waseem

1) RTL Code :

```
1  module DSP48A1 (A , B , C , D , CARRYIN, BCIN , M , P , CARRYOUT , CARRYOUTF , CLK , OPMODE , CEA,  
2  | | | | | CEB, CEC , CED , CECARRYIN , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC ,  
3  | | | | | RSTCARRYIN, RSTD, RSTM , RSTOPMODE , RSTP , BCOUT , PCIN , PCOUT);  
4  parameter A0REG = 0;  
5  parameter A1REG = 1;  
6  parameter B0REG = 0;  
7  parameter B1REG = 1;  
8  parameter CREG = 1;  
9  parameter DREG = 1;  
10 parameter MREG = 1;  
11 parameter PREG = 1;  
12 parameter CARRYINREG = 1;  
13 parameter CARRYOUTREG = 1;  
14 parameter OPMODEREG = 1;  
15 parameter CARRYINSEL = "OPMODES"; // takes values ("OPMODES" or "CARRYIN")  
16 parameter B_INPUT = "DIRECT"; // takes values ("DIRECT" or "CASCADE")  
17 parameter RSTTYPE = "SYNC"; // takes values ("SYNC" or "ASYN")  
18  
19 input [17:0] A , B , D;  
20 input [47:0] C ;  
21 input CLK , CARRYIN;  
22 input [7:0] OPMODE;  
23 input [17:0] BCIN;  
24 input RSTA , RSTB , RSTC , RSTCARRYIN , RSTD, RSTM , RSTOPMODE , RSTP;  
25 input CEA , CEB , CEC , CECARRYIN, CED , CEM , CEOPMODE , CEP;  
26 input [47:0] PCIN;  
27  
28 output [17:0] BCOUT;  
29 output [47:0] PCOUT;  
30 output [47:0] P;  
31 output [35:0] M;  
32 output CARRYOUT , CARRYOUTF;  
33  
34 wire [17:0] A0_IN;  
35 wire [17:0] A_IN;  
36 wire [17:0] B0_IN;  
37 wire [17:0] B_IN;  
38 wire [47:0] C_IN;
```

```
34 wire [17:0] A0_IN;  
35 wire [17:0] A_IN;  
36 wire [17:0] B0_IN;  
37 wire [17:0] B_IN;  
38 wire [47:0] C_IN;  
39 wire [17:0] D_IN;  
40 wire [17:0] pre_a_s; // the pre-adder/subtractor result  
41 wire [17:0] MUX_4_OUT; //the output of the mux between add/sub and muul  
42 wire [35:0] MUL; // the result of the multiplier  
43 wire [35:0] M_OUT; // output of the M_REG  
44 wire [47:0] POUT_wire; // output of the P_REG  
45 wire [47:0] MUX_X;  
46 wire [47:0] MUX_Z;  
47 wire CIN;  
48 wire Out_Carry;  
49 wire [47:0] post_a_s; // the post-adder/subtractor result  
50 wire COUT; // Carry out from the adder/subtractor  
51 // INSTANTIATION FOR A0_REG_MUX  
52 reg_mux #(.WIDTH(18) , .REG(A0REG))A0_REG_MUX  
53 | | | | (.in(A) , .clk(CLK) , .clk_en(CEA) , .rst(RSTA) , .out_mux(A0_IN));  
54  
55 // INSTANTIATION FOR A1_REG_MUX  
56 reg_mux #(.WIDTH(18) , .REG(A1REG))A1_REG_MUX  
57 | | | | (.in(A0_IN) , .clk(CLK) , .clk_en(CEA) , .rst(RSTA) , .out_mux(A_IN));  
58  
59 // INSTANTIATION FOR D_REG_MUX  
60 reg_mux #(.WIDTH(18) , .REG(DREG))D_REG_MUX  
61 | | | | (.in(D) , .clk(CLK) , .clk_en(CED) , .rst(RSTD) , .out_mux(D_IN));  
62
```

```

63 // INSTANTIATION FOR B0_REG_MUX
64 generate
65     if(B_INPUT == "DIRECT")
66     begin
67         reg_mux #(.WIDTH(18) , .REG(B0REG))B0_REG_MUX_DIRECT
68         | | | | (.in(B), .clk(CLK), .clk_en(CEB), .rst(RSTB), .out_mux(B0_IN));
69     end
70     else if(B_INPUT == "CASCADE")
71     begin
72         reg_mux #(.WIDTH(18) , .REG(B0REG))B0_REG_MUX_CASCADE
73         | | | | (.in(BCIN), .clk(CLK), .clk_en(CEB), .rst(RSTB), .out_mux(B0_IN));
74     end
75     else
76     | | assign B0_IN = 18'b0; // Default case if B_INPUT is neither DIRECT nor CASCADE
77 endgenerate
78
79 //PRE ADDER/SUBTRACTOR
80 assign pre_a_s = OPMODE[6] ? (D_IN - B0_IN) : (D_IN + B0_IN) ; // pre_a_s is the result of the adder/subtractor for
81
82 assign MUX_4_OUT = OPMODE[4] ? pre_a_s : B0_IN;
83
84 // INSTANTIATION FOR B1_REG_MUX
85 reg_mux #(.WIDTH(18) , .REG(B1REG))B1_REG_MUX
86 | | | | (.in(MUX_4_OUT), .clk(CLK), .clk_en(CEB), .rst(RSTB), .out_mux(B_IN));
87
88 assign BCOUT = B_IN; // BCOUT (our first output)
89 assign MUL = B_IN * A_IN; // the result of the multiplier
90
91 // INSTANTIATION FOR C_REG_MUX
92 reg_mux #(.WIDTH(48) , .REG(CREG))C_REG_MUX
93 | | | | (.in(C), .clk(CLK), .clk_en(CEC), .rst(RSTC), .out_mux(C_IN));
94
95 // INSTANTIATION FOR M_REG_MUX
96 reg_mux #(.WIDTH(36) , .REG(MREG))M_REG_MUX
97 | | | | (.in(MUL), .clk(CLK), .clk_en(CEM), .rst(RSTM), .out_mux(M_OUT));
98
99 assign M = M_OUT; // M is the output of the multiplier

```

```

101 // Creating MUX X & Z
102 v assign MUX_X = (OPMODE[1:0] == 2'b00) ? 48'b0 :
103 | | | | (OPMODE[1:0] == 2'b01) ? {12'b0 , M_OUT} :
104 | | | | (OPMODE[1:0] == 2'b10) ? POUT_wire :
105 | | | | {D_IN[11:0], A_IN[17:0], B_IN[17:0]};
106 v assign MUX_Z = (OPMODE[3:2] == 2'b00) ? 48'b0 :
107 | | | | (OPMODE[3:2] == 2'b01) ? PCIN :
108 | | | | (OPMODE[3:2] == 2'b10) ? POUT_wire :
109 | | | | C_IN;
110 // INSTANTIATION FOR CIN_REG
111 v generate
112 v if(CARRYINSEL == "OPMODES")
113 v begin
114 v reg_mux #(.WIDTH(1) , .REG(CARRYINREG))cin_opmode5
115 v | | | | (.in(OPMODE[5]), .clk(CLK), .clk_en(CECARRYIN), .rst(RSTCARRYIN), .out_mux(CIN));
116 v end
117 v else if(B_INPUT == "CARRYIN")
118 v begin
119 v reg_mux #(.WIDTH(1) , .REG(CARRYINREG))cin_carry_cascade
120 v | | | | (.in(CARRYIN), .clk(CLK), .clk_en(CECARRYIN), .rst(RSTCARRYIN), .out_mux(CIN));
121 v end
122 v else
123 v | | assign CIN = 18'b0; // Default case if CARRYINSEL is neither OPMODES nor CARRYIN
124 v endgenerate
125 //POST ADDER/SUBTRACTOR
126 assign {Out_Carry , post_a_s} = OPMODE[7] ? (MUX_Z - (MUX_X + CIN)) : (MUX_X + MUX_Z + CIN);
127 v // INSTANTIATION FOR P_REG_MUX
128 v reg_mux #(.WIDTH(48) , .REG(PREG))P_REG_MUX
129 v | | | | (.in(post_a_s), .clk(CLK), .clk_en(CEP), .rst(RSTP), .out_mux(POUT_wire));
130 assign P = POUT_wire; // P is the output of the DSP48A1
131 assign PCOUT = POUT_wire;
132 v // CARRYOUT and CARRYOUTF
133 v reg_mux #(.WIDTH(1) , .REG(CARRYOUTREG))CARRYOUT_REG_MUX
134 v | | | | (.in(Out_Carry), .clk(CLK), .clk_en(CECARRYIN), .rst(RSTCARRYIN), .out_mux(COUT));
135 assign CARRYOUT = COUT;
136 assign CARRYOUTF = COUT;
137 endmodule

```

reg Mux Module :

```
1 module reg_mux(in , clk , clk_en , rst , out_mux);
2 parameter WIDTH = 18; parameter REG = 1 ;
3 parameter RSTTYPE = "SYNC"; // takes values ("SYNC" or "ASYNC")
4 input [WIDTH-1:0] in; input clk, rst , clk_en;
5 output [WIDTH-1:0] out_mux;
6 reg [WIDTH-1:0] out_reg;
7 generate
8   if (RSTTYPE == "ASYNC")
9     begin
10       if(REG)
11         begin
12           always @(posedge clk or posedge rst)
13             begin
14               if (rst)
15                 out_reg <= {WIDTH{1'b0}};
16               else if (clk_en)
17                 out_reg <= in;
18             end
19           assign out_mux = out_reg;
20         end
21       else
22         assign out_mux = in; ;
23     end
24   else // RSTTYPE == "SYNC"
25     begin
26       if(REG)
27         begin
28           always @(posedge clk)
29             begin
30               if (rst)
31                 out_reg <= {WIDTH{1'b0}};
32               else if (clk_en)
33                 out_reg <= in;
34             end
35           assign out_mux = out_reg;
36         end
37       else
38         assign out_mux = in; ;
```

2) Testbench code :



```
1 module DSP_tb();
2 reg [17:0] A, B, D; reg [47:0] C ; reg CLK , CARRYIN; reg [7:0] OPMODE; reg [17:0] BCIN;
3 reg RSTA , RSTB , RSTC , RSTCARRYIN , RSTD, RSTM , RSTOPMODE , RSTP;
4 reg CEA , CEB , CEC , CECARRYIN, CED , CEM , CEOPMODE , CEP;
5 reg [47:0] PCIN;
6
7 wire [17:0] BCOUT; wire [47:0] PCOUT; wire [47:0] P; wire [35:0] M;
8 wire CARRYOUT , CARRYOUTF;
9 //with default parameters
10 DSP48A1 DUT (.A(A), .B(B), .D(D), .C(C), .CLK(CLK), .CARRYIN(CARRYIN), .OPMODE(OPMODE),
11             .BCIN(BCIN), .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(RSTCARRYIN),
12             .RSTD(RSTD), .RSTM(RSTM), .RSTOPMODE(RSTOPMODE), .RSTP(RSTP),
13             .CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN), .CED(CED),
14             .CEM(CEM), .CEOPMODE(CEOPMODE), .CEP(CEP), .PCIN(PCIN), .BCOUT(BCOUT), .PCOUT(PCOUT),
15             .P(P), .M(M), .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF));
16 initial
17   begin
18     CLK = 0 ;
19     forever #1 CLK = ~CLK;
20   end
21 initial
22   begin
23     // Verify Reset Operation
24     {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 8'b11111111;
25     A = $random; B = $random; D = $random; C = $random;
26     CARRYIN = $random; OPMODE = $random; BCIN = $random; CEA = $random;
27     CEB = $random; CEC = $random; CECARRYIN = $random; CED = $random; CEM = $random;
28     CEOPMODE = $random; CEP = $random; PCIN = $random;
29     @(negedge CLK);
30     if (P != 48'b0 || M != 36'b0 || CARRYOUT != 1'b0 || CARRYOUTF != 1'b0)
31       begin
32         $display("Reset failed, P: %b, M: %b, CARRYOUT: %b, CARRYOUTF: %b", P, M, CARRYOUT, CARRYOUTF);
33         $stop;
34       end
35     @(negedge CLK);
36     {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 8'b00000000;
37     {CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP} = 8'b11111111;
```

Path 1 :

```

38 //verify DSP path 1
39 A = 20;
40 B = 10;
41 C = 350;
42 D = 25;
43 BCIN = $random;
44 PCIN = $random;
45 CARRYIN = $random;
46 OPMODE = 8'b11011101;
47 repeat(4) @(negedge CLK);
48 if(BCOUT != 'hf || M != 'h12c || P != 'h32 || PCOUT != 'h32
49    || CARRYOUTF != 0 || CARRYOUT != 0)
50 begin
51     $display("DSP Path 1 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
52             BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
53     $stop;
54 end
55 $stop;

```




Path 2 :

```

56 //verify DSP path 2
57 A = 20;
58 B = 10;
59 C = 350;
60 D = 25;
61 BCIN = $random;
62 PCIN = $random;
63 CARRYIN = $random;
64 OPMODE = 8'b00010000;
65 repeat(3) @(negedge CLK);
66 if(BCOUT != 'h23 || M != 'h2bc || P != 0 || PCOUT != 0
67    || CARRYOUTF != 0 || CARRYOUT != 0)
68     begin
69         $display("DSP Path 2 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
70                 BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
71         $stop;
72     end
73 $stop;

```





Path 3 :

```

74 //verify DSP path 3
75 A = 20;
76 B = 10;
77 C = 350;
78 D = 25;
79 BCIN = $random;
80 PCIN = $random;
81 CARRYIN = $random;
82 OPMODE = 8'b00001010;
83 repeat(3) @(negedge CLK);
84 if(BCOUT != 'ha || M != 'hc8 || P != PCOUT || CARRYOUTF != CARRYOUT)
85 begin
86 $display("DSP Path 3 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
87          BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
88 $stop;
89 end
90 $stop;

```





Path 4 :

```

91 //verify DSP path 4
92 A = 5;
93 B = 6;
94 C = 350;
95 D = 25;
96 PCIN = 3000;
97 BCIN = $random;
98 CARRYIN = $random;
99 OPMODE = 8'b10100111;
100 repeat(3) @(negedge CLK);
101 if(BCOUT != 'h6 || M != 'h1e || P != 'hfe6ffec0bb1 || PCOUT != 'hfe6ffec0bb1
102     || CARRYOUTF != 1 || CARRYOUT != 1)
103     begin
104         $display("DSP Path 4 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
105             BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
106         $stop;
107     end
108 $stop;
109 end
110 endmodule

```




3) Do File :

```
run.do
1  vlib work
2  vlog reg_mux.v proj1.v DSP_tb.v
3  vsim -voptargs=+acc work.DSP_tb
4  add wave *
5  run -all
6  #quit -sim
```


4) Constraint File :

```
Constraints_basys3.xdc
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports CLK]
8  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
9
10
11  ## Switches
12  #set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
13  #set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
14  #set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
15  #set_property -dict { PACKAGE_PIN W17    IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
16  #set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
17  #set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
18  #set_property -dict { PACKAGE_PIN W14    IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
19  #set_property -dict { PACKAGE_PIN W13    IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
20  #set_property -dict { PACKAGE_PIN V2     IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
21  #set_property -dict { PACKAGE_PIN T3     IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
22  #set_property -dict { PACKAGE_PIN T2     IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23  #set_property -dict { PACKAGE_PIN R3     IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
24  #set_property -dict { PACKAGE_PIN W2     IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
25  #set_property -dict { PACKAGE_PIN U1     IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
26  #set_property -dict { PACKAGE_PIN T1     IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27  #set_property -dict { PACKAGE_PIN R2     IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28  |
29
30  ## LEDs
31  #set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
32  #set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
33  #set_property -dict { PACKAGE_PIN U19    IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
34  #set_property -dict { PACKAGE_PIN V19    IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
35  #set_property -dict { PACKAGE_PIN W18    IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
36  #set_property -dict { PACKAGE_PIN U15    IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
37  #set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
38  #set_property -dict { PACKAGE_PIN V14    IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
```

Elaboration :



5) Synthesis :



Tcl ConsoleMessagesLogReportsDesign RunsTimingUtilizationDebug

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (324)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Unconstrained Paths

Setup

Worst Negative Slack (WNS): 5.925 ns

Total Negative Slack (TNS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 105

Hold

Worst Hold Slack (WHS): 0.249 ns

Total Hold Slack (THS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 105

Pulse Width

Worst Pulse Width Slack (WPWS): 4.500 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 154

All user specified timing constraints are met.

Timing Summary - timing_1

Tcl ConsoleMessagesLogReportsDesign RunsUtilizationDebug

Hierarchy

Summary

Slice Logic

Slice LUTs (<1%)

LUT as Logic (<1%)

Slice Registers (<1%)

Register as Flip Flop (<1

Memory

DSP

DSPs (<1%)

DSP48E1 only

IO and GT Specific

Bonded IOB (65%)

IOB Master Ports

Name	Slice LUTs (134600)	Slice Registers (269200)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)
DSP48A1	230	152	1	325	1
A1_REG_MUX (reg_m...	52	18	0	0	0
B1_REG_MUX (reg_m...	53	18	0	0	0
C_REG_MUX (reg_mu...	51	48	0	0	0
CARRYOUT_REG_MU...	1	1	0	0	0
cin_opmode5 (reg_mu...	0	1	0	0	0
D_REG_MUX (reg_mu...	17	18	0	0	0
M_REG_MUX (reg_mu...	18	0	1	0	0
P_REG_MUX (reg_mu...	37	48	0	0	0

Tcl ConsoleMessagesLogReportsDesign RunsTimingUtilizationDebug

Warning (74)

Info (234)

Status (471)

Show All

General Messages (25 warnings, 16 infos)

[Synth 8-2490] overwriting previous definition of module DSP48A1 [proj1.v:1]

[Synth 8-6157] synthesizing module 'DSP48A1' [proj1.v:1] (5 more like this)

[Synth 8-6155] done synthesizing module 'reg_mux' (1#1) [reg_mux.v:1] (5 more like this)

[Synth 8-3331] design reg_mux has unconnected port clk (23 more like this)

[Device 21-403] Loading part xc7a200tfg1156-3


[Project 1-570] Preparing netlist for logic optimization

[Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

[Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synthesis (47 warnings, 30 infos)

6) Implementation :




Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.279 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.4°C
Thermal Margin: 74.6°C (50.8 W)
Effective θ_{JA} : 1.5°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



is	Design Runs	DRC	Methodology	Power	Timing ×	Utilization		? _ ☐
Design Timing Summary								
Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	4.864 ns	Worst Hold Slack (WHS):	0.384 ns	Worst Pulse Width Slack (WPWS):	4.500 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints:	124	Total Number of Endpoints:	124	Total Number of Endpoints:	173			
All user specified timing constraints are met.								

7) Linting :

The screenshot displays the Questa Lint 2021.1 interface. The main window shows a project setup for linting, with the following parameters defined in the code:

```
parameter B1REG = 1,
parameter CREG = 1,
parameter DREG = 1,
parameter MREG = 1,
parameter PREG = 1,
parameter CARRYINREG = 1,
parameter CARRYOUTREG = 1,
parameter OPMODEREG = 1,
parameter RSTTYPE = "SYNC", // "SYNC" or "ASYNC"
parameter CARRYINSEL = "OPMODES", // "CARRYIN" or "OPMODES"
parameter B_INPUT = "DIRECT" // "DIRECT" or "CAS"
input CLK,
```

The Lint Summary window on the right shows a table with 7 resolved issues:

Name	Count
Resolved(verified, fixed, ...)	7
Info	7

The Lint Checks window at the bottom shows a table with 0 total issues:

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
Total : 0 Selected : 0									