

Spartan6 – DSP48A1



Prepared By: Mohamed Mostafa Mohamed Ali

Submitted to: Eng/Kareem Waseem





1) RTL Code:

```
module DSP48A1 <mark>(</mark>A , B , C , D , CARRYIN, BCIN , M , P , CARRYOUT , CARRYOUT , CLK , OPMODE , CEA,
           CEB, CEC , CED , CECARRYIN , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC ,
            RSTCARRYIN, RSTD, RSTM , RSTOPMODE , RSTP , BCOUT , PCIN , PCOUT);
parameter AOREG = 0;
parameter A1REG = 1;
parameter BOREG = 0;
parameter B1REG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODES"; // takes values ("OPMODES" or "CARRYIN")
parameter B_INPUT = "DIRECT"; // takes values ("DIRECT" or "CASCADE")
parameter RSTTYPE = "SYNC"; // takes values ("SYNC" or "ASYNC")
input [17:0] A , B , D;
input [47:0] C;
input CLK , CARRYIN;
input [7:0] OPMODE;
input [17:0] BCIN;
input RSTA , RSTB , RSTC , RSTCARRYIN , RSTD, RSTM , RSTOPMODE , RSTP;
input CEA , CEB , CEC , CECARRYIN, CED , CEM , CEOPMODE , CEP;
input [47:0] PCIN;
output [17:0] BCOUT;
output [47:0] PCOUT;
output [47:0] P;
output [35:0] M;
output CARRYOUT , CARRYOUTF;
wire [17:0] A0_IN;
wire [17:0] A IN;
wire [17:0] B0_IN;
wire [17:0] B_IN;
wire [47:0] C_IN;
 wire [17:0] A0_IN;
 wire [17:0] A_IN;
 wire [17:0] B0_IN;
 wire [17:0] B_IN;
 wire [47:0] C_IN;
 wire [17:0] D_IN;
 wire [17:0] pre_a_s; // the pre-adder/subtractor result
 wire [17:0] MUX_4_OUT; //the output of the mux between add/sub and muul
 wire [35:0] MUL; // the result of the multiplier
 wire [35:0] M OUT; // output of the M REG
 wire [47:0] POUT wire; // output of the P REG
 wire [47:0] MUX X;
 wire [47:0] MUX Z;
 wire CIN;
 wire Out_Carry;
 wire [47:0] post_a_s; // the post-adder/subtractor result
 wire COUT; // Carry out from the adder/subtractor
    reg_mux #(.WIDTH(18) , .REG(A0REG))A0_REG_MUX
   (.in(A), .clk(CLK), .clk_en(CEA), .rst(RSTA), .out_mux(A0_IN));
    reg_mux #(.WIDTH(18) , .REG(A1REG))A1_REG_MUX
   (.in(A0_IN), .clk(CLK), .clk_en(CEA), .rst(RSTA), .out_mux(A_IN));
   reg_mux #(.WIDTH(18) , .REG(DREG))D_REG_MUX
    (.in(D), .clk(CLK), .clk_en(CED), .rst(RSTD), .out_mux(D_IN));
```

```
if(B_INPUT == "DIRECT")
           reg_mux #(.WIDTH(18) , .REG(BOREG))B0_REG_MUX_DIRECT
                   (.in(B), .clk(CLK), .clk_en(CEB), .rst(RSTB), .out_mux(B0_IN));
       else if(B INPUT == "CASCADE")
           reg_mux #(.WIDTH(18) , .REG(BØREG))B0_REG_MUX_CASCADE
                   (.in(BCIN), .clk(CLK), .clk_en(CEB), .rst(RSTB), .out_mux(B0_IN));
           assign B0_IN = 18'b0; // Default case if B_INPUT is neither DIRECT nor CASCADE
     //PRE ADDER/SUBTRACTOR
     assign pre_a_s = OPMODE[6] ? (D_IN - B0_IN) : (D_IN + B0_IN) ; // pre_a_s is the result of the adder/subtractor for
     assign MUX_4_OUT = OPMODE[4] ? pre_a_s : B0_IN;
     reg_mux #(.WIDTH(18) , .REG(B1REG))B1_REG_MUX
             (.in(MUX_4_OUT), .clk(CLK), .clk_en(CEB), .rst(RSTB), .out_mux(B_IN));
     assign BCOUT = B_IN; // BCOUT (our first output)
     assign MUL = B_IN * A_IN; // the result of the multiplier
     reg_mux #(.WIDTH(48) , .REG(CREG))C_REG_MUX
             (.in(C), .clk(CLK), .clk_en(CEC), .rst(RSTC), .out_mux(C_IN));
     reg_mux #(.WIDTH(36) , .REG(MREG))M_REG_MUX
           (.in(MUL), .clk(CLK), .clk_en(CEM), .rst(RSTM), .out_mux(M_OUT));
     assign M = M_OUT; // M is the output of the multiplier
102 \sim assign MUX_X = (OPMODE[1:0] == 2'b00) ? 48'b0 :
                      (OPMODE[1:0] == 2'b01) ? {12'b0 , M_OUT} :
                      (OPMODE[1:0] == 2'b10) ? POUT_wire :
                      {D_IN[11:0], A_IN[17:0], B_IN[17:0]};
106 ∨ assign MUX_Z = (OPMODE[3:2] == 2'b00) ? 48'b0 :
                      (OPMODE[3:2] == 2'b01) ? PCIN :
                      (OPMODE[3:2] == 2'b10) ? POUT_wire :
                      C_IN;
112 v if(CARRYINSEL == "OPMODES")
            reg_mux #(.WIDTH(1) , .REG(CARRYINREG))cin_opmode5
                     (.in(OPMODE[5]), .clk(CLK), .clk_en(CECARRYIN), .rst(RSTCARRYIN), .out_mux(CIN));
       else if(B_INPUT == "CARRYIN")
           reg_mux #(.WIDTH(1) , .REG(CARRYINREG))cin_carry_cascade
                     (.in(CARRYIN), .clk(CLK), .clk en(CECARRYIN), .rst(RSTCARRYIN), .out mux(CIN));
          assign CIN = 18'b0; // Default case if CARRYINSEL is neither OPMODES nor CARRYIN
     assign \{\text{Out\_Carry , post\_a\_s}\} = \text{OPMODE[7]}? (\text{MUX\_Z} - (\text{MUX\_X} + \text{CIN})): (\text{MUX\_X} + \text{MUX\_Z} + \text{CIN});
128 v reg_mux #(.WIDTH(48) , .REG(PREG))P_REG_MUX
                 (.in(post_a_s), .clk(CLK), .clk_en(CEP), .rst(RSTP), .out_mux(POUT_wire));
    assign P = POUT_wire; // P is the output of the DSP48A1
      assign PCOUT = POUT wire;
133 v reg_mux #(.WIDTH(1) , .REG(CARRYOUTREG))CARRYOUT_REG_MUX
                (.in(Out_Carry), .clk(CLK), .clk_en(CECARRYIN), .rst(RSTCARRYIN), .out_mux(COUT));
134
      assign CARRYOUT = COUT;
     assign CARRYOUTF = COUT;
```


reg_Mux Module:


```
module reg_mux(in , clk , clk_en , rst , out_mux);
parameter WIDTH = 18; parameter REG = 1;
parameter RSTTYPE = "SYNC"; // takes values ("SYNC" or "ASYNC")
input [WIDTH-1:0] in; input clk, rst , clk_en;
output [WIDTH-1:0] out_mux;
reg [WIDTH-1:0] out_reg;
  if (RSTTYPE == "ASYNC")
       if(REG)
           always @(posedge clk or posedge rst)
                  if (rst)
                  | out_reg <= {WIDTH{1'b0}};
else if (clk_en)</pre>
                     out_reg <= in;
             end
           assign out mux = out reg:
         assign out_mux = in; ;
       if(REG)
           always @(posedge clk)
                  if (rst)
                      out_reg <= {WIDTH{1'b0}};</pre>
                  else if (clk_en)
                      out_reg <= in;
           assign out mux = out reg;
         assign out_mux = in; ;
```

2) Testbench code:

```
reg [17:0] A, B, D; reg [47:0] C; reg CLK , CARRYIN; reg [7:0] OPMODE; reg [17:0] BCIN; reg RSTA , RSTB , RSTC , RSTCARRYIN , RSTD , RSTM , RSTOPMODE , RSTP; reg CEA , CEB , CEC , CECARRYIN , CED , CEM , CEOPMODE , CEP;
reg [47:0] PCIN;
wire [17:0] BCOUT; wire [47:0] PCOUT; wire [47:0] P; wire [35:0] M;
wire CARRYOUT , CARRYOUTF;
DSP48A1 DUT (.A(A), .B(B), .D(D), .C(C), .CLK(CLK), .CARRYIN(CARRYIN), .OPMODE(OPMODE),
                     . \texttt{BCIN}(\texttt{BCIN}) \text{, } . \texttt{RSTA}(\texttt{RSTA}) \text{, } . \texttt{RSTB}(\texttt{RSTB}) \text{, } . \texttt{RSTC}(\texttt{RSTC}) \text{, } . \texttt{RSTCARRYIN}(\texttt{RSTCARRYIN}) \text{, } \\
                      . {\sf RSTD}({\sf RSTD}), \ . {\sf RSTM}({\sf RSTM}), \ . {\sf RSTOPMODE}({\sf RSTOPMODE}), \ . {\sf RSTP}({\sf RSTP}), \\
                      .CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN), .CED(CED),
                      . \texttt{CEM}(\texttt{CEM}), \ . \texttt{CEOPMODE}(\texttt{CEOPMODE}), \ . \texttt{CEP}(\texttt{CEP}), \ . \texttt{PCIN}(\texttt{PCIN}), . \texttt{BCOUT}(\texttt{BCOUT}), \ . \texttt{PCOUT}(\texttt{PCOUT}), \\
                      .P(P), .M(M), .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF));
     forever #1 CLK = ~CLK;
     {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 8'b111111111;
     A = $random; B = $random; D = $random; C = $random;
     CARRYIN = $random; OPMODE = $random; BCIN = $random; CEA = $random;
     CEB = $random; CEC = $random; CECARRYIN = $random; CED = $random; CEM = $random;
     CEOPMODE = $random; CEP = $random; PCIN = $random;
     @(negedge CLK);
      if (P != 48'b0 || M != 36'b0 || CARRYOUT != 1'b0 || CARRYOUTF != 1'b0)
           $display("Reset failed, P: %b, M: %b, CARRYOUT: %b, CARRYOUTF: %b", P, M, CARRYOUT, CARRYOUTF);
          $stop;
      {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 8'b000000000;
      {CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP} = 8'b111111111;
```

Path 1:





Path 2:

```
A = 20;
    C = 350;
    BCIN = $random;
    PCIN = $random;
    CARRYIN = $random;
    OPMODE = 8'b00010000;
    repeat(3) @(negedge CLK);
     if(BCOUT != 'h23 || M != 'h2bc || P != 0 || PCOUT != 0
        || CARRYOUTF != 0 || CARRYOUT != 0)
              $display("DSP Path 2 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
                       BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
              $stop;
     $stop;
                                                                                      CARRYOUT CARRYOUTF
                                                        BCOUT
                                                                                                         PCOUT
                                                                          D:A:B Concatenated
                                                                                            Carry
                                                                                           Cascade
            D REG
D D
                            Pre-Adder/Subtracter
                                                                                CYO 6
                                        B1 REG
                                                                 M REG
                                                                                             Post-Adder/
                                                                                              Subtracter
A 0
                                                                                           \pm
                                                                                             CIN
                           Dedicated
                             C-Port
C 0
                                                              Carry
                      opmode[6]
                                 opmode[4]
                                                   opmode[5]
                                                                 opmode[1:0]
                                                                                    opmode[7]
                                               PCIN
                                                         CARRYIN
                                                                           opmode[3:2]
                   28465
ffffe33724c6
                                                                 384c5
ffffd513d2aa
                                                                            0000a
                                                                                                    00023
0000000c8
                                                                                                                           0000002bc
```

Path 3:

```
A = 20;
         C = 350;
         BCIN = $random;
         PCIN = $random;
         CARRYIN = $random;
         OPMODE = 8'b00001010;
         repeat(3) @(negedge CLK);
if(BCOUT != 'ha || M != 'hc8 || P != PCOUT || CARRYOUTF != CARRYOUT)
                   $display("DSP Path 3 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
                           BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
                   $stop;
         $stop;
                                                                                              CARRYOUT
                                                                                                          CARRYOUTF
                                                             BCOUT
                                                                                                                   PCOUT
                                                                                D:A:B Concatenated
                                                                                                     Carry
                                                                                                   Cascade
             D REG
D D
                              Pre-Adder/Subtracter
                                                                                        CYO
                                            B1 REG
                                                                       M REG
                                                                                                      Post-Adder/
                                                                                                      Subtracter
                                                               ×
                                                                                                           P REG
A 0
                                                                                                   \pm
                                                                                                      CIN
                              Dedicated
                                C-Port
                                                                    Carry
                                                                   Cascade 📥
                                                                                            opmode[7]
                        opmode[6]
                                    opmode[4]
                                                          opmode[5]
                                                                       opmode[1:0]
dedicated cascade
                                                    PCIN
                                                              CARRYIN
                                                                                 opmode[3:2]
    (BCIN)
                                                                  00000000015e
                       fffb1f05663
                      28465
                                                                  384c5
                                                                              0000a
                                                                                                   0000000c8
```

Path 4:

```
//verify DSP path 4
    C = 350;
    PCIN = 3000;
    BCIN = $random;
    CARRYIN = $random;
    OPMODE = 8'b10100111;
    repeat(3) @(negedge CLK);

if(BCOUT != 'h6 || M != 'h1e || P != 'hfe6fffec0bb1 || PCOUT != 'hfe6fffec0bb1

|| CARRYOUTF != 1 || CARRYOUT != 1)
              $display("DSP Path 4 failed, BCOUT: %h, M: %h, P: %h, PCOUT: %h, CARRYOUTF: %b, CARRYOUT: %b",
                        BCOUT, M, P, PCOUT, CARRYOUTF, CARRYOUT);
              $stop;
    $stop;
                                                                                                   CARRYOUT CARRYOUTF
                                                                 BCOUT
                                                                                                                          PCOUT
                                                                                     D:A:B Concatenated
                                                                                                         Carry
Cascade
              D REG
D D
                                Pre-Adder/Subtracter
                                                                                                                 48
                                                                                             CYO 6
                                              B1 REG
              BO REG
                                                                          M REG
                                                                                                            Post-Adder/
                                                                                                            Subtracter
                                               A1 REG
              A0 REG
                                                                                                                 P REG
A D
                                                                                                            CIN
              CREG
                                Dedicated
                                 C-Port
                                                                                                                 48
                                                                       Carry
                         opmode[6]
                                      opmode[4]
                                                                       Cascade 📥
                                                                                                 opmode[7]
                                                          opmode[5]
                                                                            opmode[1:0]
dedicated cascade
                                                                 CARRYIN
                                                                                      opmode[3:2]
                                                       PCIN
    (BCIN)
                    ffffb1f05663
                    ffffe33724c6
                                                                                 00006
000000000bb8
                                                                                 000000000668
```

3) Do File:


```
    run.do
    vlib work
    vlog reg_mux.v proj1.v DSP_tb.v
    vsim -voptargs=+acc work.DSP_tb
    add wave *
    run -all
    #quit -sim
```

4) Constraint File:


```
■ Constraints_basys3.xdc


     ## This file is a general .xdc for the Basys3 rev B board
     ## To use it in a project:
     ## - uncomment the lines corresponding to used pins
     ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
     ## Clock signal
     create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
     ## Switches
     #set_property -dict { PACKAGE_PIN V17
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
     #set_property -dict { PACKAGE_PIN V16
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
     #set_property -dict { PACKAGE_PIN W16
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
     #set_property -dict { PACKAGE_PIN W17
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
     #set property -dict { PACKAGE PIN W15
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
     #set_property -dict { PACKAGE_PIN V15
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
     #set_property -dict { PACKAGE_PIN W14
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
     #set_property -dict { PACKAGE_PIN W13
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
     #set property -dict { PACKAGE PIN V2
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
     #set_property -dict { PACKAGE_PIN T3
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
     #set_property -dict { PACKAGE_PIN T2
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
     #set_property -dict { PACKAGE_PIN R3
     #set_property -dict { PACKAGE PIN W2
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
     #set_property -dict { PACKAGE_PIN U1
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
     #set_property -dict { PACKAGE_PIN T1
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
     #set_property -dict { PACKAGE_PIN R2
                                            IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28
     ## LEDs
     #set property -dict { PACKAGE PIN U16
                                            IOSTANDARD LVCMOS33 } [get ports {led[0]}]
     #set_property -dict { PACKAGE PIN E19
                                            IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
     #set_property -dict { PACKAGE_PIN U19
                                            IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
     #set_property -dict { PACKAGE_PIN V19
                                            IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
     #set_property -dict { PACKAGE_PIN W18
                                            IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
                                                                 [get_ports {led[5]}]
     #set_property -dict { PACKAGE_PIN U15
                                            IOSTANDARD LVCMOS33 }
     #set_property -dict { PACKAGE PIN U14
                                            IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
     #set_property -dict { PACKAGE_PIN V14
                                            IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
```

Elaboration:




5) Synthesis:





6) Implementation:



Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.279 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25.4°C


Thermal Margin: 74.6°C (50.8 W)


Effective &JA: 1.5°C/W

Power supplied to off-chip devices: 0 W
Confidence level:

Launch Power Constraint Advisor to find and fix

invalid switching activity





7) Linting:

