

# AVR Instruction Sets

## Data Transfer Instructions

Mnemonics	Operands	Description	Operation	Flags
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None
MOVW	Rd, Rr	Copy Register Word	$Rd + 1:Rd \leftarrow Rr + 1:Rr$	None
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None
LDD	Rd, Z + q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None
STD	Y + q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None
STD	Z + q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None
LPM	Rd, Z+	Load Program Memory and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None
SPM		Store Program Memory	$(Z) \leftarrow R1:R0$	None
IN	Rd, P	In Port	$Rd \leftarrow P$	None
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None
PUSH	Rr	Push Register on Stack	$Stack \leftarrow Rr$	None
POP	Rd	Pop Register from Stack	$Rd \leftarrow Stack$	None

## Branch Instructions

Mnem.	Oper.	Description	Operation	Flags
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None
JMP	k	Direct Jump	$PC \leftarrow k$	None
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None
RET		Subroutine Return	$PC \leftarrow Stack$	None
RETI		Interrupt Return	$PC \leftarrow Stack$	I
CPSE	Rd, Rr	Compare, Skip if Equal	if $(Rd = Rr)$ $PC \leftarrow PC + 2$ or 3	None
CP	Rd, Rr	Compare	$Rd - Rr$	Z, N, V, C, H
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, N, V, C, H
CPI	Rd, K	Compare Register with Immediate	$Rd - K$	Z, N, V, C, H
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ $PC \leftarrow PC + 2$ or 3	None
SBRSC	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1)$ $PC \leftarrow PC + 2$ or 3	None
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ $PC \leftarrow PC + 2$ or 3	None
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ $PC \leftarrow PC + 2$ or 3	None
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s)=1)$ then $PC \leftarrow PC + k + 1$	None
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s)=0)$ then $PC \leftarrow PC + k + 1$	None
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None
BRCS	k	Branch if Carry Set	if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None
BRCC	k	Branch if Carry Cleared	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None
BRSH	k	Branch if Same or Higher	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None
BRLO	k	Branch if Lower	if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None
BRMI	k	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None
BRGE	k	Branch if Greater or Equal, Signed	if $(N \text{ and } V = 0)$ then $PC \leftarrow PC + k + 1$	None
BRLT	k	Branch if Less Than Zero, Signed	if $(N \text{ and } V = 1)$ then $PC \leftarrow PC + k + 1$	None
BRHS	k	Branch if Half Carry Flag Set	if $(H = 1)$ then $PC \leftarrow PC + k + 1$	None
BRHC	k	Branch if Half Carry Flag Cleared	if $(H = 0)$ then $PC \leftarrow PC + k + 1$	None
BRTS	k	Branch if T Flag Set	if $(T = 1)$ then $PC \leftarrow PC + k + 1$	None
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None
BRIE	k	Branch if Interrupt Enabled	if $(I = 1)$ then $PC \leftarrow PC + k + 1$	None
BRID	k	Branch if Interrupt Disabled	if $(I = 0)$ then $PC \leftarrow PC + k + 1$	None

## Bit and Bit-Test Instructions

Mnem.	Operan.	Description	Operation	Flags
SBI	P, b	Set Bit in I/O Register	$I/O(P, b) \leftarrow 1$	None
CBI	P, b	Clear Bit in I/O Register	$I/O(P, b) \leftarrow 0$	None
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z, C, N, V
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z, C, N, V
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z, C, N, V
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z, C, N, V
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n = 0..6$	Z, C, N, V
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None
SEC		Set Carry	$C \leftarrow 1$	C
CLC		Clear Carry	$C \leftarrow 0$	C
SEN		Set Negative Flag	$N \leftarrow 1$	N
CLN		Clear Negative Flag	$N \leftarrow 0$	N
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z
SEI		Global Interrupt Enable	$I \leftarrow 1$	I
CLI		Global Interrupt Disable	$I \leftarrow 0$	I
SES		Set Signed Test Flag	$S \leftarrow 1$	S
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V
SET		Set T in SREG	$T \leftarrow 1$	T
CLT		Clear T in SREG	$T \leftarrow 0$	T
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H

## Arithmetic and Logic Instructions

Mnem.	Operands	Description	Operation	Flags
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z, C, N, V, H
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z, C, N, V, H
ADIW	RdI, K	Add Immediate to Word	$RdH:RdL \leftarrow RdH:RdL + K$	Z, C, N, V, S
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z, C, N, V, H
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z, C, N, V, H
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z, C, N, V, H
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z, C, N, V, H
SBIW	RdI, K	Subtract Immediate from Word	$RdH:RdL \leftarrow RdH:RdL - K$	Z, C, N, V, S
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \cdot Rr$	Z, N, V
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \cdot K$	Z, N, V
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z, N, V
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z, N, V
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z, N, V
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z, C, N, V
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z, C, N, V, H
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z, N, V
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FF - K)$	Z, N, V
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z, N, V
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z, N, V
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \cdot Rd$	Z, N, V
CLR	Rd	Clear Register	$Rd \leftarrow \$00$	Z, N, V
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z, C
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) < 1$	Z, C
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) < 1$	Z, C
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) < 1$	Z, C

## MCU Control Instructions

Mnemonics	Operands	Description	Operation	Flags
NOP		No Operation		None
SLEEP		Sleep	(see specific descr. for Sleep function)	None
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None
BREAK		Break	For On-Chip Debug Only	None