Assignment 1 extra

Digital Design Verification

Contents

DFF "D Flip Flop"							
1.1	1 Design						
1.2	2. Verification Plan						
1.3	3 Testbench						
1.4	4 Do File						
1.5	5 Coverage Report						

1 DFF "D Flip Flop"

1.1 1 Design

```
_{\mbox{\scriptsize 1}} // bug : missing begin and end of if and else statements
module dff(clk, rst, d, q, en);
3 parameter USE_EN = 1;
input clk, rst, d, en;
5 output reg q;
   always @(posedge clk) begin
      if (rst)
         q \ll 0;
      end else begin
         if(USE_EN) begin
            if (en)
13
               q <= d;
         end else
14
             q \le d;
      end
16
17 end
19 endmodule
```

1.2 2. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
DFF_USE_EN_1	When USE_EN = 1, q should follow d only when en is high	Exhaustive test patterns (00, 01, 10, 11)	-	A checker in the testbench to validate q updates based on en
DFF_USE_EN_O	When USE_EN = 0, q should always follow d, regardless of en	Exhaustive test patterns (00, 01, 10, 11, x)	-	A checker in the testbench to validate q always takes d, ignoring en
DFF_RESET	When reset is asserted, q should be set to 0	Directed test — apply reset	-	A checker in the testbench to validate q is 0 after reset is asserted

Table 1: DFF Testbench Design Requirements

1.3 3 Testbench

```
1 // Testbench for USE_EN = 1
       module dff_tb1;
                  //----
                  // Declare signals
                  //-----
                  reg clk ,rst ,d ,en;
                  wire q;
                  parameter USE_EN = 1;
                  // Instantiate the DUT (Device Under Test)
                  //----
                  dff #(USE_EN) dut (.*);
                  //----
                  // Clock generation
                  parameter CLOCK_PERIOD = 10;
                  always begin
                            #(CLOCK_PERIOD/2) clk = ~clk;
21
                  //----
24
                  // Reset task
                  task reset_dut;
27
                                      // Assert reset
                                      rst = 1; // syncgronous reset
                                      @(negedge clk);
32
                                       // Check output reset to zero
33
                                       if (q != 1'b0) begin
                                                 display("Reset_{\perp}test_{\perp}failed:_{\perp}rst=\%0b_{\perp},_{\perp}d=\%0b_{\perp},_{\perp}en=\%0b_{\perp},_{\perp}q=\%0b", rst, d, en, q);
                                                 $stop;
                                       end else begin
                                                 $display("Reset_test_passed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_test_nassed:_
39
40
                                       // Deassert reset
41
                                       #(CLOCK_PERIOD/2);
                                      rst = 0;
43
                            end
44
                  endtask
45
46
               //-----
47
               // Functionality check task
               //-----
49
                  task check_functionality;
50
51
                            input reg d_in, en_in;
52
                            begin
                                      d = d_{in};
53
                                      en = en_in;
                                      @(negedge clk);
55
                                       if (en) begin
```

```
if (q != d) begin
                    $display("[USE_EN=1]_{\square}Test_{\square}failed:_{\square}rst=\%0b,_{\square}d=\%0b,_{\square}en=\%0b,_{\square}q=\%0b", rst, d, en, q); 
                   $stop;
                    $display("[USE\_EN=1]_{\sqcup}All_{\sqcup}tests_{\sqcup}passed!:_{\sqcup}rst=\%0b,_{\sqcup}d=\%0b,_{\sqcup}en=\%0b,_{\sqcup}q=\%0b", rst, d, en, q); 
                #(CLOCK_PERIOD/2);
            end else begin
                if (q != q) begin
                   display("[USE_EN=1]_Test_failed:_rst=%0b,_d=%0b,_d=%0b,_q=%0b", rst, d, en, q);
                end else
                   display("[USE\_EN=1]_All_tests_passed!:_rst=\%0b,_d=\%0b,_en=\%0b,_q=\%0b", rst, d, en, q);
                #(CLOCK_PERIOD/2);
            end
      endtask
      initial begin
        //-----
         // Initialize signals
         //-----
         clk = 1'b1;
         rst = 1'b0;
         d = 1;
      en = 1;
         #(CLOCK_PERIOD);
         // Check reset functionality
         //-----
         reset_dut;
         // Exhaustive test patterns
         check_functionality(1'b0,1'b0);
         check_functionality(1'b0,1'b1);
         check_functionality(1'b1,1'b0);
         check_functionality(1'b1,1'b1);
         $finish;
       end
//************************************//
106 // Testbench for USE_EN = 0
module dff_tb2;
      // Declare signals
      reg clk ,rst ,d ,en;
      wire q;
      parameter USE_EN = 0;
      // Instantiate the DUT (Device Under Test)
      //-----
      dff #(USE_EN) dut (.*);
      //-----
      // Clock generation
      //-----
      parameter CLOCK_PERIOD = 10;
      alwavs begin
         #(CLOCK_PERIOD/2) clk = ~clk;
      //-----
      // Reset task
      task reset_dut;
         begin
            // Assert reset
            rst = 1; // syncgronous reset
            @(negedge clk);
             // Check output reset to zero
            if (q != 1'b0) begin
                $display("Resetutestufailed:urst=%0bu,ud=%0bu,uen=%0bu,uq=%0b", rst, d, en, q);
                $stop;
             end else begin
                $display("Resetutestupassed:urst=%0bu,ud=%0bu,uen=%0bu,uq=%0b", rst, d, en, q);
            // Deassert reset
            #(CLOCK_PERIOD/2);
            rst = 0;
         end
      endtask
     //-----
     // Functionality check task
      task check_functionality;
         input reg d_in, en_in;
```

62

63

68

70

71

73 74

80

82 83

85 86

91

92

93

94

97

100

103

104

108 109

110

112 113

114 115 116

117

118

119 120

121

122

123

124

125

126 127 128

129

131

132 133

134

135

137

138 139

140 141

142

143 144 145

146 147

148

149

150 151

152 153

154

155 156

```
begin
      d = d_in;
      en = en_in;
      @(negedge clk);
      // check it's completely don't care about [en] signal
      if (en || !en || en === 1'bx) begin
         if (q != d) begin
             display("[USE_EN=0]_Test_failed:_rst=%0b,_d=%0b,_d=%0b,_q=%0b", rst, d, en, q);
             $stop;
         end else
             end
      #(CLOCK_PERIOD/2);
   end
endtask
initial begin
   //----
   // Initialize signals
   clk = 1'b1;
   rst = 1, b0;
   d = 1;
 en = 1;
   #(CLOCK_PERIOD);
   // Check reset functionality
   //-----
   reset_dut;
   // Exhaustive test patterns
   check_functionality(1'b0,1'b0);
   check_functionality(1'b0,1'b1);
   check_functionality(1'b1,1'b0);
   check_functionality(1'b1,1'b1);
   check_functionality(1'b1,1'bx);
   check_functionality(1'b0,1'bx);
   $finish;
end
```

157

158

159

160

161

162

163

164

165

166

167

168 169

170

171 172 173

174

175

176 177

178

179

180 181

182

183 184 185

186

187

188 189

190

191

192

193

194

195

196 197 198

199 200

201 endmodule




Figure 1: TB1 waveform [use_en = 1]

```
# vsim -voptargs="+acc" dff_tbl -coverage
# Start time: 11:31:49 on Mar 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.dff_tbl(fast)
# Loading work.dff(fast)
# Reset test passed: rst=1 , d=1 , en=1 , q=0
# [USE_EN=1] All tests passed!: rst=0, d=0, en=0, q=0
# [USE_EN=1] All tests passed!: rst=0, d=0, en=1, q=0
# [USE_EN=1] All tests passed!: rst=0, d=1, en=0, q=0
# [USE_EN=1] All tests passed!: rst=0, d=1, en=0, q=0
# [USE_EN=1] All tests passed!: rst=0, d=1, en=1, q=1
# ** Note: $finish : dff_tbl.sv(97)
# Time: 60 ns Iteration: 0 Instance: /dff_tbl
# 1
# Break in Module dff_tbl at dff_tbl.sv line 97
```

Figure 2: TB1 transcript [use_en = 1]




Figure 3: TB2 waveform [use_en = 0]

```
# vsim -voptargs="+acc" dff tb2 -coverage
# Start time: 11:49:49 on Mar 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv std.std
# Loading work.dff tb2(fast)
# Loading work.dff(fast)
# Reset test passed: rst=1 , d=1 , en=1 , q=0
# [USE EN=0] All tests passed!: rst=0, d=0, en=0, q=0
# [USE_EN=0] All tests passed!: rst=0, d=0, en=1, q=0
# [USE EN=0] All tests passed!: rst=0, d=1, en=0, q=1
# [USE EN=0] All tests passed!: rst=0, d=1, en=1, q=1
# [USE EN=0] All tests passed!: rst=0, d=1, en=x, q=1
# [USE EN=0] All tests passed!: rst=0, d=0, en=x, q=0
# ** Note: $finish
                     : dff tb2.sv(92)
     Time: 80 ns Iteration: 0 Instance: /dff tb2
# 1
# Break in Module dff tb2 at dff tb2.sv line 92
```

Figure 4: TB2 transcript [use_en = 0]

1.4 4 Do File

```
vlib work
vlog dff.v dff_tb1.sv dff_tb2.sv +cover -covercells
\# Run testbench for USE_EN = 1
proc run_tb1 {} {
    vsim -voptargs=+acc dff_tb1 -cover
    add wave *
    coverage save dff_tb1.ucdb -du dff -onexit
    run - all
# Run testbench for USE\_EN = 0
proc run_tb2 {} {
    vsim -voptargs=+acc dff_tb2 -cover
    add wave *
    coverage save dff_tb2.ucdb -du dff -onexit
    run -all
# Choose testbench to run
puts "Select testbench to run: 1 for USE_EN=1, 2 for USE_EN=0"
set choice [gets stdin]
if \{\$choice = 1\}
    run_tb1
\} elseif \{$choice \Longrightarrow 2\} \{
    run_tb2
    puts "Invalid choice. Exiting."
```

note : this do file to run to according to input argument when run command do run.txt inside questasim




Figure 5: first run dor TB1 using ubuntu 20.04 termianl

Figure 6: second run for TB2 using ubuntu 20.04 termianl

1.5 5 Coverage Report

Coverage Report by instance with details

```
== Instance: /\work.dff
= Design Unit: work.dff
Branch Coverage:
                                                         Misses Coverage
    Enabled Coverage
                                     _{
m Bins}
                                                _{
m Hits}
    Branches
                                        4
                                                   4
                                                              0
                                                                  100.00\%
                                  =Branch Details=
Branch Coverage for instance /\work.dff
    Line
                  Item
                                               Count
                                                          Source
  File dff.v
                                     ---IF Branch-
    7
                                                  12
                                                          Count coming in to IF
                                                   2
                                                             if (rst) begin
    7
                      1
                                                                    if (en)
                      1
                                                   3
    11
                                                   2
                                                          All False Count
                                                   5
                                                             end else begin
                     1
Branch totals: 4 hits of 4 branches = 100.00\%
Statement Coverage:
    Enabled Coverage
                                     _{\mathrm{Bins}}
                                                Hits
                                                                 Coverage
                                                         _{
m Misses}
    Statements
                                        4
                                                              0
                                                                  100.00\%
                                  =Statement Details:
```

Statement Coverage for instance /\work.dff —

Line	${\rm Item}$		Count	Source	
File dff.v					
1				module dff(clk, rst, d, q, en);	
2				parameter $USE_EN = 1$;	
3				input clk, rst, d, en;	
4				output reg q;	
5					
6	1		12	always @(posedge clk) begin	
7				if (rst) begin	
8	1		2	$q \ll 0;$	
9				end else begin	
10				if (USE_EN) begin	
11				if (en)	
12	1 3		$q \ll d;$		
13				end else	
14	1		5	$q \ll d;$	
Toggle Cover	age:				
Enabled	Coverage	Bins	Hits	Misses Coverage	
$\overline{\text{Toggles}}$		10	10	0 100.00%	
		Toggle D	etails====		

Toggle Coverage for instance /\work.dff —

Node 1H—>0L 0L—>1H "Coverage"

clk	2	2	100.00
$^{\mathrm{d}}$	2	2	100.00
en	2	2	100.00
\mathbf{q}	2	2	100.00
rst	2	2	100.00

 $\begin{array}{lll} {\rm Total~Node~Count} & = & 5 \\ {\rm Toggled~Node~Count} & = & 5 \\ {\rm Untoggled~Node~Count} & = & 0 \\ \end{array}$

 $Toggle\ Coverage \qquad = \qquad 100.00\%\ (10\ of\ 10\ bins)$

Total Coverage By Instance (filtered view): 100.00%