

Assignment 2

Digital Design Verification

Contents

1	Q1: test dynamic array	2
1.1	1. Testbench	2
2	Q2: Counter	2
2.1	1. Testbench code	2
2.2	2. Package code	4
2.3	3. Design code	5
2.4	4. Bug Fixes	5
2.5	5. Verification Plan	5
2.6	6. Do File	6
2.7	7. Coverage Report	6
2.8	8.Waveform	9
3	Q3: ALU	9
3.1	1. Testbench code	9
3.2	2. Package code	11
3.3	3. Design code	13
3.4	4. Bug Fixes	14
3.5	5. Verification Plan	14
3.6	6. Do File	15
3.7	7. Coverage Report	15
3.8	8.Waveform	21

1 Q1: test dynamic array

1.1 1. Testbench

```
1 module dyn_array_tb;
2
3 //=====
4 // dynamic array declaration (with initialization for dyn_arr2)
5 //=====
6 int dyn_arr1 [] ;
7 int dyn_arr2 [] = '{9,1,8,3,4,4};
8
9
10 initial begin
11
12     //=====
13     // allocate six elements in dyn_arr1
14     //=====
15     dyn_arr1 = new[6];
16
17     //=====
18     // initialize array dyn_arr1 with index
19     //=====
20     foreach (dyn_arr1[i]) begin
21         dyn_arr1[i] = i;
22     end
23
24     //=====
25     // display dyn_arr1 elements and size
26     //=====
27     $display("dyn_arr1 elements: %p, size: %0d", dyn_arr1 ,dyn_arr1.size());
28
29     //=====
30     // delete array dyn_arr1
31     //=====
32     dyn_arr1.delete();
33     $display("After deleting dyn_arr1, Size: %0d", dyn_arr1.size());
34
35     //=====
36     // Reverse sort dyn_arr2
37     //=====
38     dyn_arr2.reverse();
39     $display("After reverse dyn_arr2: %p", dyn_arr2);
40
41     //=====
42     // Sort dyn_arr2
43     //=====
44     dyn_arr2.sort();
45     $display("After sort dyn_arr2: %p", dyn_arr2);
46
47     //=====
48     // Reverse sort dyn_arr2
49     //=====
50     dyn_arr2.rsort();
51     $display("After reverse sort dyn_arr2: %p", dyn_arr2);
52
53     //=====
54     // Shuffle dyn_arr2
55     //=====
56     dyn_arr2.shuffle();
57     $display("After shuffle dyn_arr2: %p", dyn_arr2);
58
59 end
60 endmodule
```

```
# dyn_arr1 elements: '{0, 1, 2, 3, 4, 5} , size : 6
# After deleting dyn_arr1, Size: 0
# After reverse dyn_arr2: '{4, 4, 3, 8, 1, 9}
# After sort dyn_arr2: '{1, 3, 4, 4, 8, 9}
# After reverse sort dyn_arr2: '{9, 8, 4, 4, 3, 1}
# After shuffle dyn_arr2: '{8, 1, 4, 3, 9, 4}
```

Figure 1: Transcript : all test cases passed

2 Q2: Counter

2.1 1. Testbench code

```
1 `timescale 1ns/1ps
2
3 //=====
4 // Import the counter package containing parameters and classes
5 //=====
6 import counter_pkg::*; // Bring in our parameter + class
7
8 module counter_tb;
9
10     //=====
11     // Local parameters: Override the default WIDTH if needed
12     //=====
13     localparam int TB_WIDTH = WIDTH; // or you can set TB_WIDTH = 4, 6, or 8.
14
15     //=====
16     // Testbench signals: Declare all signals used to interface with DUT
```

```

17 //=====
18 bit clk;          // Clock signal
19 bit rst_n;        // Active-low reset
20 bit load_n;       // Load enable (active-low)
21 bit up_down;      // Direction control: 1 for up, 0 for down
22 bit ce;           // Count enable
23 logic [TB_WIDTH-1:0] data_load; // Data to load into counter
24 wire [TB_WIDTH-1:0] count_out;  // Counter output
25 wire max_count; // Flag indicating max count reached
26 wire zero;      // Flag indicating count is zero
27
28 //=====
29 // Instantiate the DUT (Device Under Test) with overridden WIDTH
30 //=====
31 counter #(.WIDTH(TB_WIDTH)) dut (
32     .clk      (clk),
33     .rst_n    (rst_n),
34     .load_n   (load_n),
35     .up_down  (up_down),
36     .ce       (ce),
37     .data_load(data_load),
38     .count_out(count_out),
39     .max_count(max_count),
40     .zero     (zero)
41 );
42
43 //=====
44 // Create an instance of the random config class
45 //=====
46 counter_cfg cfg;
47
48 //=====
49 // Reference model state (golden model for verification)
50 //=====
51 logic [TB_WIDTH-1:0] golden_count; // Reference count value
52 wire golden_max; // Reference max count flag
53 wire golden_zero; // Reference zero flag
54
55 //=====
56 // Clock generator: Generates a 10 ns period clock signal
57 //=====
58 initial begin
59     clk = 0;
60     forever begin
61         #5 clk = ~clk; // Toggle clock every 5ns
62         cfg.clk = clk; // Update clock in config
63     end
64 end
65
66 //=====
67 // Task: synchronous reset assertion
68 //=====
69 task assert_reset();
70     begin
71         rst_n = 0; // Activate reset (active-low)
72         @(posedge clk); // wait 1 clock cycle
73         @(posedge clk); // wait another clock cycle
74         rst_n = 1; // Deactivate reset
75     end
76 endtask
77
78 //=====
79 // Golden model logic: Simulate expected counter behavior
80 //=====
81 always @(posedge clk) begin
82     if (!rst_n) begin
83         golden_count <= '0; // Reset golden count to zero
84     end else if (!load_n) begin
85         golden_count <= data_load; // Load value into golden count
86     end else if (ce) begin
87         if (up_down)
88             golden_count <= golden_count + 1; // Increment
89         else
90             golden_count <= golden_count - 1; // Decrement
91     end
92 end
93
94 // Calculate golden model outputs
95 assign golden_max = (golden_count == {TB_WIDTH{1'b1}});
96 assign golden_zero = (golden_count == 0);
97
98 //=====
99 // Task: Compare DUT outputs with golden model
100 //=====
101 task check_result();
102     if (count_out != golden_count) begin
103         $error("[CHECK_RESULT]␣Mismatch!␣DUT=%0d,␣GOLDEN=%0d", count_out, golden_count);
104     end
105     if (max_count != golden_max) begin
106         $error("[CHECK_RESULT]␣max_count␣mismatch!␣DUT=%b,␣GOLDEN=%b", max_count, golden_max);
107     end
108     if (zero != golden_zero) begin
109         $error("[CHECK_RESULT]␣zero␣mismatch!␣DUT=%b,␣GOLDEN=%b", zero, golden_zero);
110     end
111 endtask
112
113 //=====
114 // Main verification process: Drives the testbench flow
115 //=====
116 initial begin

```

```

117 // Create config object for randomization
118 cfg = new();
119
120 // 1) Assert reset
121 assert_reset();
122
123 // 2) Run random tests
124 for (int i = 0; i < 40; i++) begin
125     if (!cfg.randomize()) begin
126         $error("Randomization failed!");
127         $finish;
128     end
129
130 // Drive signals from random config
131 rst_n    = cfg.rst_n;
132 load_n   = cfg.load_n;
133 up_down  = cfg.up_down;
134 ce       = cfg.ce;
135 data_load= cfg.data_load;
136
137 @(posedge clk); // Wait for clock edge
138
139 // Compare DUT with golden model
140 check_result();
141 end
142
143 $display("All done. End of simulation.");
144 $finish; // End simulation
145 end
146
147 endmodule

```

2.2 2. Package code

```

1 package counter_pkg;
2
3 //=====
4 // 1) Declare the parameter
5 //=====
6 parameter int WIDTH = 4;
7
8 //=====
9 // 2) Create a class for constrained-random stimulus
10 //=====
11 class counter_cfg;
12
13 //=====
14 // DUT signals we want to randomize
15 //=====
16 bit          clk;          // clock signal
17 rand bit     rst_n;        // Active-low reset
18 rand bit     load_n;       // Active-low load
19 rand bit     up_down;      // 1 => increment, 0 => decrement
20 rand bit     ce;          // clock enable
21 rand logic [WIDTH-1:0] data_load;
22
23 //=====
24 // Coverage group
25 //=====
26 covergroup cg @(posedge clk);
27     cp1: coverpoint rst_n;
28     cp2: coverpoint load_n;
29     cp3: coverpoint up_down;
30     cp4: coverpoint ce;
31     cp5: coverpoint data_load;
32 endgroup
33
34 //=====
35 // Constructor
36 //=====
37 function new();
38     cg = new();
39 endfunction
40
41 //=====
42 // 3) Constraints to meet the 70%/30% guidelines
43 // use distribution for probability
44 //=====
45 constraint reset_deactivated_most {
46     // Reset low 30% of time, high 70%
47     rst_n dist { 1 := 70, 0 := 30 };
48 }
49
50 constraint load_active_70 {
51     // load_n=0 is "active" => 70% of time
52     load_n dist { 0 := 70, 1 := 30 };
53 }
54
55 constraint enable_active_70 {
56     // ce=1 => 70% of time
57     ce dist { 1 := 70, 0 := 30 };
58 }
59
60 constraint up_down_dist {
61     // Distribution constraint: 50% chance of 0, 50% chance of 1
62     up_down dist { 0 := 50, 1 := 50 };
63 }
64
65 constraint up_down_data_load_c {
66     if (up_down) {

```

```
67 // up_down=1 => pick data_load mostly in lower half
68 data_load dist {
69     [0 : (1<<(WIDTH-1))-1] := 80,
70     [(1<<(WIDTH-1)) : (1<<WIDTH)-1] := 20
71 };
72 } else {
73 // up_down=0 => pick data_load mostly in upper half
74 data_load dist {
75     [0 : (1<<(WIDTH-1))-1] := 20,
76     [(1<<(WIDTH-1)) : (1<<WIDTH)-1] := 80
77 };
78 }
79 }
80
81 endclass
82
83 endpackage
```

2.3 3. Design code

```
1 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: Counter Design
6 //
7 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
8 module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9     parameter WIDTH = 4;
10    input clk;
11    input rst_n;
12    input load_n;
13    input up_down;
14    input ce;
15    input [WIDTH-1:0] data_load;
16    output reg [WIDTH-1:0] count_out;
17    output max_count;
18    output zero;
19
20    always @(posedge clk) begin
21        if (!rst_n)
22            count_out <= 0;
23        else if (!load_n)
24            count_out <= data_load;
25        else if (ce) begin
26            if (up_down)
27                count_out <= count_out + 1;
28            else
29                count_out <= count_out - 1;
30        end
31    end
32
33    assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
34    assign zero = (count_out == 0)? 1:0;
35
36 endmodule
```

2.4 4. Bug Fixes

missing (begin and end) for "else if (ce)"

2.5 5. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
COUNTER_1	When reset (rst_n) is asserted, the out-put count_out should be zero.	Directed at the start of the simulation, followed by randomization with a constraint to keep reset active for 30% of the time.	Coverage point to track how many times reset is asserted and confirm count_out == 0 .	A checker in the testbench ensures count_out is 0 when rst_n == 0 .
COUNTER_2	When load (load_n) is asserted, count_out should take the value of data_load .	Randomization of load_n with a 70% probability of being active (low) and randomized data_load values.	Coverage point to track how many times load_n is asserted and the range of data_load values.	A checker in the testbench verifies count_out == data_load when load_n == 0 .
COUNTER_3	When ce is enabled, the counter should increment or decrement based on up_down .	Randomization with 70% chance for ce being high, and a 50-50 distribution for up_down .	Coverage point to capture the toggling of up_down and transitions of count_out .	A checker compares count_out with the expected increment or decrement, verified against the golden model.
COUNTER_4	max_count should be asserted when count_out reaches its maximum value.	Random tests allowing the counter to reach its maximum possible value ({WIDTH{1'b1}}).	Coverage point to check how often max_count is triggered.	A checker validates max_count == 1 when count_out == max value .
COUNTER_5	zero should be asserted when count_out is zero.	Directed reset tests and decrement tests pushing count_out to zero.	Coverage point for how of-ten zero is asserted.	A checker verifies zero == 1 only when count_out == 0 .

Table 1: Verification Plan for Counter Design

2.6 6. Do File

```
vlib work
vlog counter_pkg.sv counter.v counter_tb.sv +cover --covercells
vsim -voptargs=+acc work.counter_tb --cover
add wave *
coverage save counter_tb.ucdb --onexit
run --all

# to run do file
#-- do run.txt
# to execute coverage report (one for code coverage and other fuctional coverage)
# -- vcov report counter_tb.ucdb --details --annotate --all --output coverage_rpt.txt --du=counter
# -- vcov report --details --cvg --output counter_coverage_report.txt counter_tb.ucdb
```

2.7 7. Coverage Report

Coverage Report by DU with details

===== Design Unit: work.counter =====				
Branch Coverage:				
Enabled Coverage		Bins	Hits	Misses Coverage
Branches		10	10	0 100.00%
=====Branch Details=====				
Branch Coverage for Design Unit work.counter				
Line	Item	Count	Source	
File counter.v				
-----IF Branch-----				
21		42	Count coming in to IF	
21	1	18	if (!rst_n)	
23	1	15	else if (!load_n)	
25	1	5	else if (ce) begin	
		4	All False Count	
Branch totals: 4 hits of 4 branches = 100.00%				
-----IF Branch-----				
26		5	Count coming in to IF	
26	1	2	if (up_down)	
28	1	3	else	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
33		25	Count coming in to IF	
33	1	4	assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;	
33	2	21	assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
34		25	Count coming in to IF	
34	1	8	assign zero = (count_out == 0)? 1:0;	
34	2	17	assign zero = (count_out == 0)? 1:0;	
Branch totals: 2 hits of 2 branches = 100.00%				
Condition Coverage:				
Enabled Coverage		Bins	Covered	Misses Coverage
Conditions		2	2	0 100.00%
=====Condition Details=====				
Condition Coverage for Design Unit work.counter —				
File counter.v				
-----Focused Condition View-----				
Line	33	Item	1	(count_out == {4{{1}}})
Condition totals: 1 of 1 input term covered = 100.00%				

Input Term		Covered	Reason for no coverage	Hint
(count_out == {4{{1}}})		Y		

Rows:	Hits	FEC Target	Non-masking condition(s)	
Row	1:	1	(count_out == {4{{1}}})_0	—
Row	2:	1	(count_out == {4{{1}}})_1	—
-----Focused Condition View-----				
Line	34	Item	1	(count_out == 0)
Condition totals: 1 of 1 input term covered = 100.00%				

Input Term		Covered	Reason for no coverage	Hint
(count_out == 0)		Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count_out == 0)_0	—
Row 2:	1	(count_out == 0)_1	—

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	7	7	0	100.00%

Statement Details

Statement Coverage for Design Unit work.counter —

Line	Item	Count	Source
File counter.v			
8			module counter (clk ,rst_n , load_n , up_down , ce , data_load , count_out , max_count , z
9			parameter WIDTH = 4;
10			input clk;
11			input rst_n;
12			input load_n;
13			input up_down;
14			input ce;
15			input [WIDTH-1:0] data_load;
16			output reg [WIDTH-1:0] count_out;
17			output max_count;
18			output zero;
19			
20	1	42	always @(posedge clk) begin
21			if (!rst_n)
22	1	18	count_out <= 0;
23			else if (!load_n)
24	1	15	count_out <= data_load;
25			else if (ce) begin
26			if (up_down)
27	1	2	count_out <= count_out + 1;
28			else
29	1	3	count_out <= count_out - 1;
30			end
31			end
32			
33	1	26	assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
34	1	26	assign zero = (count_out == 0)? 1:0;

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
<hr/>				
Toggles	30	30	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.counter

	Node	1H->0L	0L->1H	" Coverage"
	ce	1	1	100.00
	clk	1	1	100.00
	count_out[0-3]	1	1	100.00
	data_load[0-3]	1	1	100.00
	load_n	1	1	100.00
	max_count	1	1	100.00
	rst_n	1	1	100.00
	up_down	1	1	100.00
	zero	1	1	100.00

Total Node Count

=

15

Toggled Node Count

=

15

Untoggled Node Count

=

0

Toggle Coverage

=

100.00% (30 of 30 bins)

Total Coverage By Design Unit (filtered view): 100.00%

Coverage Report by instance with details

Instance: /counter_pkg

Design Unit: work.counter_pkg

Covergroup Coverage:						
Covergroups	1	na	na	100.00%		
Coverpoints/Crosses	5	na	na	na		
Covergroup Bins	24	24	0	100.00%		
<hr/>						
Covergroup			Metric	Goal	Bins	Status

TYPE /counter_pkg/counter_cfg/cg	100.00%	100	—	Covered
covered/total bins:	24	24	—	
missing/total bins:	0	24	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	18	1	—	Covered
bin auto[1]	24	1	—	Covered
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	28	1	—	Covered
bin auto[1]	14	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	26	1	—	Covered
bin auto[1]	16	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	16	1	—	Covered
bin auto[1]	26	1	—	Covered
Coverpoint cp5	100.00%	100	—	Covered
covered/total bins:	16	16	—	
missing/total bins:	0	16	—	
% Hit:	100.00%	100	—	
bin auto[0]	2	1	—	Covered
bin auto[1]	2	1	—	Covered
bin auto[2]	1	1	—	Covered
bin auto[3]	1	1	—	Covered
bin auto[4]	2	1	—	Covered
bin auto[5]	3	1	—	Covered
bin auto[6]	2	1	—	Covered
bin auto[7]	1	1	—	Covered
bin auto[8]	3	1	—	Covered
bin auto[9]	4	1	—	Covered
bin auto[10]	2	1	—	Covered
bin auto[11]	5	1	—	Covered
bin auto[12]	4	1	—	Covered
bin auto[13]	4	1	—	Covered
bin auto[14]	1	1	—	Covered
bin auto[15]	3	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /counter_pkg/counter_cfg/cg	100.00%	100	—	Covered
covered/total bins:	24	24	—	
missing/total bins:	0	24	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	18	1	—	Covered
bin auto[1]	24	1	—	Covered
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	28	1	—	Covered
bin auto[1]	14	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	26	1	—	Covered
bin auto[1]	16	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	16	1	—	Covered
bin auto[1]	26	1	—	Covered
Coverpoint cp5	100.00%	100	—	Covered
covered/total bins:	16	16	—	
missing/total bins:	0	16	—	
% Hit:	100.00%	100	—	
bin auto[0]	2	1	—	Covered
bin auto[1]	2	1	—	Covered
bin auto[2]	1	1	—	Covered
bin auto[3]	1	1	—	Covered
bin auto[4]	2	1	—	Covered
bin auto[5]	3	1	—	Covered

bin auto[6]	2	1	—	Covered
bin auto[7]	1	1	—	Covered
bin auto[8]	3	1	—	Covered
bin auto[9]	4	1	—	Covered
bin auto[10]	2	1	—	Covered
bin auto[11]	5	1	—	Covered
bin auto[12]	4	1	—	Covered
bin auto[13]	4	1	—	Covered
bin auto[14]	1	1	—	Covered
bin auto[15]	3	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

2.8 8.Waveform




Figure 2: simulation waveform

```
# vsim -voptargs="+acc" work.counter_tb -coverage
# Start time: 17:01:59 on Mar 14,2025
# ** Note: (vsim-8009) Loading existing optimized design_opt1
# Loading sv_std.std
# Loading work.counter_pkg(fast)
# Loading work.counter_tb_sv_unit(fast)
# Loading work.counter_tb(fast)
# Loading work.counter(fast)
# All done. End of simulation.
# ** Note: $finish      : counter_tb.sv(144)
#   Time: 415 ns  Iteration: 1  Instance: /counter_tb
# 1
# Break in Module counter_tb at counter_tb.sv line 144
```

Figure 3: Transcript : all test cases passed

3 Q3: ALU

3.1 1. Testbench code

```
1 `timescale 1ns/1ps
2
3 import ALSU_pkg::*;
4
5 module ALSU_tb;
6
7 // -----
8 // Testbench signals
9 // -----
10 logic clk;
11 logic rst;
12 logic cin;
13 logic red_op_A;
14 logic red_op_B;
15 logic bypass_A;
16 logic bypass_B;
17 logic direction;
18 logic serial_in;
19 logic signed [2:0] A;
20 logic signed [2:0] B;
21 logic [2:0] opcode;
22 wire [15:0] leds;
23 wire signed [5:0] out;
24
25 // -----
26 // DUT instantiation
27 // -----
28 ALSU #(
29     .INPUT_PRIORITY("A"),
30     .FULL_ADDER("ON")
31 ) dut (
32     .clk      (clk),
33     .rst      (rst),
```

```

34     .cin      (cin),
35     .red_op_A (red_op_A),
36     .red_op_B (red_op_B),
37     .bypass_A (bypass_A),
38     .bypass_B (bypass_B),
39     .direction (direction),
40     .serial_in (serial_in),
41     .A         (A),
42     .B         (B),
43     .opcode    (opcode),
44     .leds      (leds),
45     .out       (out)
46 );
47
48 // -----
49 // Create an object for random stimulus
50 // -----
51 alsu_rand_class stim;
52
53 // -----
54 // Clock & reset generation
55 // -----
56 initial begin
57     clk = 0;
58     forever begin
59         #5 clk = ~clk;
60         stim.clk = clk;
61     end
62 end
63 // -----
64 // reset task
65 // -----
66 task do_reset();
67     rst = 1;
68     #10;
69     // Check result against a golden model
70     golden_model(
71         rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
72         direction, opcode
73     );
74     #10;
75     rst = 0;
76 endtask
77
78 // -----
79 // Golden model for reference
80 // -----
81 task golden_model(
82     input logic rst,
83     input logic signed [2:0] A, B,
84     input logic cin, serial_in, red_op_A, red_op_B,
85     input logic bypass_A, bypass_B, direction,
86     input logic [2:0] opcode
87 );
88
89     logic signed [5:0] expected_out;
90     logic [15:0] expected_leds;
91
92     logic invalid_red_op, invalid_opcode, invalid;
93
94     // Invalid condition handling
95     invalid_red_op = (red_op_A | red_op_B) & (opcode[1] | opcode[2]);
96     invalid_opcode = opcode[1] & opcode[2];
97     invalid = invalid_red_op | invalid_opcode;
98
99     if(rst) begin
100         expected_out = 0;
101         expected_leds = 0;
102     end else begin
103         if (invalid)
104             expected_leds = ~expected_leds;
105         else
106             expected_leds = 0;
107     end
108
109
110     if (bypass_A && bypass_B)
111         expected_out = ("A" == "A") ? A : B; // INPUT_PRIORITY is "A"
112     else if (bypass_A)
113         expected_out = A;
114     else if (bypass_B)
115         expected_out = B;
116     else if (invalid)
117         expected_out = 0;
118     else begin
119         case (opcode)
120             3'h0: begin // OR or Reduction OR
121                 if (red_op_A && red_op_B)
122                     expected_out = ("A" == "A") ? |A : |B;
123                 else if (red_op_A)
124                     expected_out = |A;
125                 else if (red_op_B)
126                     expected_out = |B;
127                 else
128                     expected_out = A | B;
129             end
130             3'h1: begin // XOR or Reduction XOR
131                 if (red_op_A && red_op_B)
132                     expected_out = ("A" == "A") ? ^A : ^B;
133                 else if (red_op_A)

```

```

134         expected_out = ^A;
135     else if (red_op_B)
136         expected_out = ^B;
137     else
138         expected_out = A ^ B;
139     end
140     3'h2: expected_out = A + B; // ADD
141     3'h3: expected_out = A * B; // MUL
142     3'h4: begin // SHIFT
143         if (direction)
144             expected_out = {expected_out[4:0], serial_in};
145         else
146             expected_out = {serial_in, expected_out[5:1]};
147         end
148     3'h5: begin // ROTATE
149         if (direction)
150             expected_out = {expected_out[4:0], expected_out[5]};
151         else
152             expected_out = {expected_out[0], expected_out[5:1]};
153         end
154     default: expected_out = 0;
155 endcase
156 end
157
158 // Wait another clock so the output is stable
159 @(posedge clk);
160 #1;
161
162 if ( (out != expected_out) && (leds != expected_leds)) begin
163     $error("[ALSU]_Mismatch_with_golden_model:_opcode=%0b._out=%0d,_expected_out=%0d",
164           opcode, out, expected_out);
165 end
166 endtask
167
168 // -----
169 // Test/Stimulus
170 // -----
171 initial begin
172
173     stim = new();
174
175     do_reset(); // start in reset
176
177
178
179     for (int i = 0; i < 200; i++) begin
180
181         // Randomize with constraints
182         if(!(stim.randomize())) begin
183             $error("Randomization_failed!");
184             $finish;
185         end
186
187         // Drive signals
188         rst      = stim.rst;
189         cin      = stim.cin;
190         red_op_A = stim.red_op_A;
191         red_op_B = stim.red_op_B;
192         bypass_A = stim.bypass_A;
193         bypass_B = stim.bypass_B;
194         direction = stim.direction;
195         serial_in = stim.serial_in;
196         opcode    = stim.opcode;
197         A         = stim.A;
198         B         = stim.B;
199
200         // Wait a clock for inputs to be sampled
201         @(posedge clk);
202
203         // Check result against a golden model
204         golden_model(
205             rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
206             direction, opcode
207         );
208
209     end
210
211     $display("ALSU_test_completed");
212     $finish;
213 end
214
215 endmodule

```

3.2 2. Package code

```

1 package ALSU_pkg;
2 // -----
3 // 1) Define the opcodes (including invalids)
4 // -----
5 typedef enum logic [2:0] {
6     OR_0      = 3'h0, // 000
7     XOR_1     = 3'h1, // 001
8     ADD_2     = 3'h2, // 010
9     MUL_3     = 3'h3, // 011
10    SHIFT_4    = 3'h4, // 100
11    ROTATE_5   = 3'h5, // 101
12    INVALID_6  = 3'h6, // 110
13    INVALID_7  = 3'h7  // 111
14 } opcode_e;
15

```

```

16 // -----
17 // 2) 3-bit signed range is -4 .. +3
18 // -----
19 localparam logic signed [2:0] MAXNEG = -4; // 3'b100
20 localparam logic signed [2:0] ZERO  = 0;
21 localparam logic signed [2:0] MAXPOS = 3;  // 3'b011
22
23 class alsu_rand_class;
24 // -----
25 // Randomizable DUT inputs
26 // -----
27 bit          clk;
28 rand bit     rst;
29 rand bit     cin;
30 rand bit     red_op_A;
31 rand bit     red_op_B;
32 rand bit     bypass_A;
33 rand bit     bypass_B;
34 rand bit     direction;
35 rand bit     serial_in;
36 rand opcode_e opcode;
37 rand logic signed [2:0] A;
38 rand logic signed [2:0] B;
39
40
41 // -----
42 // Constraints from specification
43 // -----
44
45 // (a) Make RESET happen with a low probability
46 constraint c_reset_low_prob {
47     rst dist { 0 := 95, 1 := 5 };
48 }
49
50 // (b) For ADD or MUL, pick corner values of A,B more often
51 //      (MAXNEG, ZERO, MAXPOS) than the other possibilities.
52 //      Weighted distribution is used here.
53 constraint c_adder_mult_corner {
54     if (opcode inside {ADD_2, MUL_3}) {
55         A dist { MAXNEG := 5, ZERO := 5, MAXPOS := 5, [-3:-1] := 1, [1:2] := 1 };
56         B dist { MAXNEG := 5, ZERO := 5, MAXPOS := 5, [-3:-1] := 1, [1:2] := 1 };
57     }
58 }
59
60
61 // (c) If opcode=OR or XOR and red_op_A=1, then A has exactly one bit set
62 //      and B is 0.
63 constraint c_red_opA_onebit {
64     if ((opcode==OR_0 || opcode==XOR_1) && red_op_A==1) {
65         // Force B to be 0 or near 0
66         B == 0;
67         // A has exactly 1 bit set in its 3 bits:
68         A dist {1:=5, 2:=5, MAXNEG:=5, MAXPOS := 1, [-3:0] := 1};
69     }
70 }
71
72 // (d) Similarly, if opcode=OR or XOR and red_op_B=1, then B has exactly one bit set
73 //      and A is 0.
74 constraint c_red_opB_onebit {
75     if ((opcode==OR_0 || opcode==XOR_1) && red_op_B==1) {
76         A == 0;
77         B dist {1:=5, 2:=5, MAXNEG:=5, MAXPOS := 1, [-3:0]:= 1 };
78     }
79 }
80
81 // (e) Invalid cases (opcode=6 or 7, or red_op_X=1 for non-OR/XOR)
82 //      should occur *less* frequently.
83 //      Weighted distribution on opcode:
84 constraint c_opcode_distribution {
85     opcode dist {
86         INVALID_6 := 1,
87         INVALID_7 := 1,
88         OR_0      := 5,
89         XOR_1     := 5,
90         ADD_2     := 5,
91         MUL_3     := 5,
92         SHIFT_4   := 5,
93         ROTATE_5  := 5
94     };
95 }
96
97 // (f) For red_op_A/B, require them to be 0 if opcode in {ADD_2, MUL_3, SHIFT_4, ROTATE_5}
98 //      except for a small chance to produce the invalid scenario:
99 constraint c_red_op_non_orxor {
100     if (opcode inside {ADD_2, MUL_3, SHIFT_4, ROTATE_5}) {
101         (red_op_A == 0) dist {0:=95, 1:=5};
102         (red_op_B == 0) dist {0:=95, 1:=5};
103     }
104 }
105
106 constraint c_red_op_orxor {
107     if (opcode inside {XOR_1, OR_0}) {
108         {red_op_A, red_op_B} dist {2'b00 :/ 5, 2'b01 :/ 10, 2'b10 :/ 10, 2'b11 :/ 75};
109     }
110 }
111
112 // (g) bypass_A and bypass_B should be disabled most of the time
113 constraint c_bypass_dist {
114     bypass_A dist {0:=3,1:=1};
115     bypass_B dist {0:=3,1:=1};

```

```

116     }
117
118     // (h) If SHIFT or ROTATE, do not constrain A,B.
119     //      (No explicit constraint needed => they can be anything.)
120
121
122
123
124     // -----
125     // Coverage points
126     // -----
127     covergroup cg @(posedge clk);
128         coverpoint rst;
129         coverpoint cin;
130         coverpoint red_op_A;
131         coverpoint red_op_B;
132         coverpoint bypass_A;
133         coverpoint bypass_B;
134         coverpoint opcode;
135         coverpoint direction;
136         coverpoint serial_in;
137         coverpoint A;
138         coverpoint B;
139     endgroup
140
141     // constructor
142     function new();
143         cg = new();
144     endfunction
145
146
147 endclass
148
149
150 endpackage

```

3.3 3. Design code

```

1  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4  input  clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5  input  [2:0] opcode;
6  input  signed [2:0] A, B;
7  output reg [15:0] leds;
8  output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed cin_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
61 //ALSU output processing
62 always @(posedge clk or posedge rst) begin

```

```

63   if(rst) begin
64       out <= 0;
65   end
66   else begin
67       if (bypass_A_reg && bypass_B_reg)
68           out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69       else if (bypass_A_reg)
70           out <= A_reg;
71       else if (bypass_B_reg)
72           out <= B_reg;
73       else if (invalid)
74           out <= 0;
75       else begin
76           case (opcode)
77               3'h0: begin
78                   if (red_op_A_reg && red_op_B_reg)
79                       out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                   else if (red_op_A_reg)
81                       out <= |A_reg;
82                   else if (red_op_B_reg)
83                       out <= |B_reg;
84                   else
85                       out <= A_reg | B_reg;
86               end
87               3'h1: begin
88                   if (red_op_A_reg && red_op_B_reg)
89                       out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                   else if (red_op_A_reg)
91                       out <= ^A_reg;
92                   else if (red_op_B_reg)
93                       out <= ^B_reg;
94                   else
95                       out <= A_reg ^ B_reg;
96               end
97               3'h2: out <= A_reg + B_reg;
98               3'h3: out <= A_reg * B_reg;
99               3'h4: begin
100                   if (direction_reg)
101                       out <= {out[4:0], serial_in_reg};
102                   else
103                       out <= {serial_in_reg, out[5:1]};
104               end
105               3'h5: begin
106                   if (direction_reg)
107                       out <= {out[4:0], out[5]};
108                   else
109                       out <= {out[0], out[5:1]};
110               end
111           endcase
112       end
113   end
114 end
115
116 endmodule

```

3.4 4. Bug Fixes

no bugs except cin_reg is one bit not two bits

3.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU.1	When the reset is asserted, the outputs should be low.	- Directed reset at the start of simulation via do_reset().- Randomized afterward using constraint c.reset_low_prob (5% chance of reset=1).	- Covergroup in alsu_rand_class tracks rst transitions. - Ensures we observe enough reset assertions for coverage.	- The testbench checks that when rst is high, out is driven to 0 and leds is 0 (or blinking is suppressed). - Invokes golden_model() to confirm.
ALSU.2	In the absence of invalid cases, when opcode is ADD, the output should perform addition on ports A and B, taking cin if FULL_ADDER is on.	- Randomize opcode under c_opcode_distribution so that ADD (3'h2) appears frequently. - Corner-case inputs for A and B under c_adder_mult_corner (favor -4,0,3). - red_op_A and red_op_B are mostly 0 to avoid invalid conditions.	- The coverage group tracks opcode, A, B, and cin to ensure corner cases (MAXNEG, ZERO, MAXPOS) are exercised. - Also measures how often ADD vs. other operations appear.	- After each random transaction, the testbench calls golden_model() to confirm out == A + B (plus cin if relevant). - Errors are flagged if out differs from the expected sum.

Table 2: Verification Plan

3.6 6. Do File

```
vlib work
vlog ALSU_pkg.sv ALSU.v ALSU_tb.sv +cover --covercells
vsim --voptargs=+acc work.ALSU_tb --cover
add wave *
coverage save ALSU_tb.ucdb --onexit
run --all

# to run do file
-- do run.txt
to execute coverage report
-- vcover report ALSU_tb.ucdb --details --annotate --all --output coverage_rpt.txt --du=ALSU
-- vcover report --details --cvg --output ALSU_coverage_report.txt ALSU_tb.ucdb
```

3.7 7. Coverage Report

Coverage Report by DU with details

===== Design Unit: work.ALSU =====				
Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	32	32	0	100.00%
===== Branch Details =====				
Branch Coverage for Design Unit work.ALSU				
Line	Item	Count	Source	
File ALSU.v				
-----IF Branch-----				
24		402	Count coming in to IF	
24	1	28	if(rst) begin	
35	1	374	end else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
51		417	Count coming in to IF	
51	1	43	if(rst) begin	
53	1	374	end else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
54		374	Count coming in to IF	
54	1	279	if (invalid)	
56	1	95	else	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
63		384	Count coming in to IF	
63	1	28	if(rst) begin	
66	1	356	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
67		356	Count coming in to IF	
67	1	15	if (bypass_A_reg && bypass_B_reg)	
69	1	77	else if (bypass_A_reg)	
71	1	46	else if (bypass_B_reg)	
73	1	156	else if (invalid)	
75	1	62	else begin	
Branch totals: 5 hits of 5 branches = 100.00%				
-----CASE Branch-----				
76		62	Count coming in to CASE	
77	1	17	3'h0: begin	
87	1	18	3'h1: begin	
97	1	6	3'h2: out <= A_reg + B_reg;	
98	1	7	3'h3: out <= A_reg * B_reg;	
99	1	5	3'h4: begin	
105	1	8	3'h5: begin	
		1	All False Count	
Branch totals: 7 hits of 7 branches = 100.00%				
-----IF Branch-----				
78		17	Count coming in to IF	
78	1	3	if (red_op_A_reg && red_op_B_reg)	
80	1	5	else if (red_op_A_reg)	
82	1	2	else if (red_op_B_reg)	
84	1	7	else	
Branch totals: 4 hits of 4 branches = 100.00%				
-----IF Branch-----				
88		18	Count coming in to IF	
88	1	1	if (red_op_A_reg && red_op_B_reg)	
90	1	5	else if (red_op_A_reg)	
92	1	5	else if (red_op_B_reg)	
94	1	7	else	

Branch totals: 4 hits of 4 branches = 100.00%

IF Branch			
100		5	Count coming in to IF
100	1	1	if (direction_reg)
102	1	4	else

Branch totals: 2 hits of 2 branches = 100.00%

IF Branch			
106		8	Count coming in to IF
106	1	2	if (direction_reg)
108	1	6	else

Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	6	6	0	100.00%

Condition Details

Condition Coverage for Design Unit work.ALSU

File ALSU.v			
Focused Condition View			
Line	67	Item	1 (bypass_A_reg && bypass_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
bypass_A_reg		Y		
bypass_B_reg		Y		
Rows:		Hits	FEC Target	Non-masking condition(s)
Row	1:	1	bypass_A_reg_0	—
Row	2:	1	bypass_A_reg_1	bypass_B_reg
Row	3:	1	bypass_B_reg_0	bypass_A_reg
Row	4:	1	bypass_B_reg_1	bypass_A_reg

Focused Condition View			
Line	78	Item	1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
red_op_A_reg		Y		
red_op_B_reg		Y		
Rows:		Hits	FEC Target	Non-masking condition(s)
Row	1:	1	red_op_A_reg_0	—
Row	2:	1	red_op_A_reg_1	red_op_B_reg
Row	3:	1	red_op_B_reg_0	red_op_A_reg
Row	4:	1	red_op_B_reg_1	red_op_A_reg

Focused Condition View			
Line	88	Item	1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
red_op_A_reg		Y		
red_op_B_reg		Y		
Rows:		Hits	FEC Target	Non-masking condition(s)
Row	1:	1	red_op_A_reg_0	—
Row	2:	1	red_op_A_reg_1	red_op_B_reg
Row	3:	1	red_op_B_reg_0	red_op_A_reg
Row	4:	1	red_op_B_reg_1	red_op_A_reg

Expression Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Expressions	8	8	0	100.00%

Expression Details

Expression Coverage for Design Unit work.ALSU

File ALSU.v			
Focused Expression View			
Line	18	Item	1 ((red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
red_op_A_reg		Y		
red_op_B_reg		Y		


```
opcode_reg[1]      Y
opcode_reg[2]      Y
```

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	red_op_A_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 2:	1	red_op_A_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 3:	1	red_op_B_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 4:	1	red_op_B_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 5:	1	opcode_reg[1]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 6:	1	opcode_reg[1]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 7:	1	opcode_reg[2]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])
Row 8:	1	opcode_reg[2]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])

-Focused Expression View-

Line	19	Item	1	(opcode_reg[1] & opcode_reg[2])
------	----	------	---	---------------------------------

Expression totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
opcode_reg [1]	Y		
opcode_reg [2]	Y		

Rows:	Hits	FEC Target	Non-masking condition (s)
Row 1:	1	opcode_reg [1] _0	opcode_reg [2]
Row 2:	1	opcode_reg [1] _1	opcode_reg [2]
Row 3:	1	opcode_reg [2] _0	opcode_reg [1]
Row 4:	1	opcode_reg [2] _1	opcode_reg [1]

-Focused Expression View-

Line	20	Item	1	(invalid_red_op invalid_opcode)
------	----	------	---	-----------------------------------

Expression totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
invalid_red_op	Y		
invalid_opcode	Y		

Rows:	Hits	FEC Target	Non-masking condition (s)
Row 1:	1	invalid_red_op_0	~invalid_opcode
Row 2:	1	invalid_red_op_1	~invalid_opcode
Row 3:	1	invalid_opcode_0	~invalid_red_op
Row 4:	1	invalid_opcode_1	~invalid_red_op

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	48	48	0	100.00%

Statement Details:

Statement Coverage for Design Unit work.ALSU —

Line	Item	Count	Source
File	ALSU.v		
1			module ALSU(A, B, cin , serial_in , red_op_A , red_op_B , opcode , bypass_A , bypass_B , c
2			parameter INPUT_PRIORITY = "A";
3			parameter FULL_ADDER = "ON";
4			input clk , cin , rst , red_op_A , red_op_B , bypass_A , bypass_B , direction , serial_in ;
5			input [2:0] opcode ;
6			input signed [2:0] A, B;
7			output reg [15:0] leds ;
8			output reg signed [5:0] out ;
9			
10			reg red_op_A_reg , red_op_B_reg , bypass_A_reg , bypass_B_reg , direction_reg , serial_in
11			reg signed cin_reg ;
12			reg [2:0] opcode_reg ;
13			reg signed [2:0] A_reg , B_reg ;
14			
15			wire invalid_red_op , invalid_opcode , invalid ;
16			
17			//Invalid handling
18	1	177	assign invalid_red_op = (red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg
19	1	167	assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20	1	89	assign invalid = invalid_red_op invalid_opcode;
21			
22			//Registering input signals
23	1	402	always @(posedge clk or posedge rst) begin
24			if(rst) begin
25	1	28	cin_reg <= 0;
26	1	28	red_op_B_reg <= 0;
27	1	28	red_op_A_reg <= 0;
28	1	28	bypass_B_reg <= 0;
29	1	28	bypass_A_reg <= 0;
30	1	28	direction_reg <= 0;
31	1	28	serial_in_reg <= 0;
32	1	28	opcode_reg <= 0;
33	1	28	A_reg <= 0;

34	1	28	B_reg <= 0;
35			end else begin
36	1	374	cin_reg <= cin;
37	1	374	red_op_B_reg <= red_op_B;
38	1	374	red_op_A_reg <= red_op_A;
39	1	374	bypass_B_reg <= bypass_B;
40	1	374	bypass_A_reg <= bypass_A;
41	1	374	direction_reg <= direction;
42	1	374	serial_in_reg <= serial_in;
43	1	374	opcode_reg <= opcode;
44	1	374	A_reg <= A;
45	1	374	B_reg <= B;
46			end
47			end
48			
49			//leds output blinking
50	1	417	always @(posedge clk or posedge rst) begin
51			if(rst) begin
52	1	43	leds <= 0;
53			end else begin
54			if (invalid)
55	1	279	leds <= ~leds;
56			else
57	1	95	leds <= 0;
58			end
59			end
60			
61			//ALSU output processing
62	1	384	always @(posedge clk or posedge rst) begin
63			if(rst) begin
64	1	28	out <= 0;
65			end
66			else begin
67			if (bypass_A_reg && bypass_B_reg)
68	1	15	out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69			else if (bypass_A_reg)
70	1	77	out <= A_reg;
71			else if (bypass_B_reg)
72	1	46	out <= B_reg;
73			else if (invalid)
74	1	156	out <= 0;
75			else begin
76			case (opcode)
77			3'h0: begin
78			if (red_op_A_reg && red_op_B_reg)
79	1	3	out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
80			else if (red_op_A_reg)
81	1	5	out <= A_reg;
82			else if (red_op_B_reg)
83	1	2	out <= B_reg;
84			else
85	1	7	out <= A_reg B_reg;
86			end
87			3'h1: begin
88			if (red_op_A_reg && red_op_B_reg)
89	1	1	out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90			else if (red_op_A_reg)
91	1	5	out <= ^A_reg;
92			else if (red_op_B_reg)
93	1	5	out <= ^B_reg;
94			else
95	1	7	out <= A_reg ^ B_reg;
96			end
97	1	6	3'h2: out <= A_reg + B_reg;
98	1	7	3'h3: out <= A_reg * B_reg;
99			3'h4: begin
100			if (direction_reg)
101	1	1	out <= {out[4:0], serial_in_reg};
102			else
103	1	4	out <= {serial_in_reg, out[5:1]};
104			end
105			3'h5: begin
106			if (direction_reg)
107	1	2	out <= {out[4:0], out[5]};
108			else
109	1	6	out <= {out[0], out[5:1]};

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	118	118	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.ALSU

Node	1H->0L	0L->1H	" Coverage"
A[0-2]	1	1	100.00
A_reg[0-2]	1	1	100.00
B[0-2]	1	1	100.00
B_reg[0-2]	1	1	100.00

bypass_A	1	1	100.00
bypass_A_reg	1	1	100.00
bypass_B	1	1	100.00
bypass_B_reg	1	1	100.00
cin	1	1	100.00
cin_reg	1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
direction_reg	1	1	100.00
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
leds[0-15]	1	1	100.00
opcode[0-2]	1	1	100.00
opcode_reg[0-2]	1	1	100.00
out[0-5]	1	1	100.00
red_op_A	1	1	100.00
red_op_A_reg	1	1	100.00
red_op_B	1	1	100.00
red_op_B_reg	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
serial_in_reg	1	1	100.00

Total Node Count = 59
 Toggled Node Count = 59
 Untoggled Node Count = 0

Toggle Coverage = 100.00% (118 of 118 bins)

Total Coverage By Design Unit (filtered view): 100.00%

Coverage Report by instance with details

Instance:	/ALSU_pkg
Design Unit:	work.ALSU_pkg

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
Coverpoints/Crosses	11	na	na	na
Covergroup Bins	40	40	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_pkg/alsu_rand_class/cg				
covered/total bins:	40	40	—	Covered
missing/total bins:	0	40	—	
% Hit:	100.00%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	377	1	—	Covered
bin auto[1]	26	1	—	Covered
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	207	1	—	Covered
bin auto[1]	196	1	—	Covered
Coverpoint red_op_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	81	1	—	Covered
bin auto[1]	322	1	—	Covered
Coverpoint red_op_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	71	1	—	Covered
bin auto[1]	332	1	—	Covered
Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	297	1	—	Covered
bin auto[1]	106	1	—	Covered
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	325	1	—	Covered
bin auto[1]	78	1	—	Covered
Coverpoint opcode	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	

bin auto[OR.0]	50	1	—	Covered
bin auto[XOR.1]	40	1	—	Covered
bin auto[ADD.2]	66	1	—	Covered
bin auto[MUL.3]	92	1	—	Covered
bin auto[SHIFT.4]	62	1	—	Covered
bin auto[ROTATE.5]	70	1	—	Covered
bin auto[INVALID.6]	10	1	—	Covered
bin auto[INVALID.7]	10	1	—	Covered
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	227	1	—	Covered
bin auto[1]	176	1	—	Covered
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	201	1	—	Covered
bin auto[1]	202	1	—	Covered
Coverpoint A	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	74	1	—	Covered
bin auto[−3]	16	1	—	Covered
bin auto[−2]	30	1	—	Covered
bin auto[−1]	30	1	—	Covered
bin auto[0]	110	1	—	Covered
bin auto[1]	36	1	—	Covered
bin auto[2]	38	1	—	Covered
bin auto[3]	66	1	—	Covered
Coverpoint B	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	68	1	—	Covered
bin auto[−3]	26	1	—	Covered
bin auto[−2]	32	1	—	Covered
bin auto[−1]	24	1	—	Covered
bin auto[0]	102	1	—	Covered
bin auto[1]	48	1	—	Covered
bin auto[2]	34	1	—	Covered
bin auto[3]	66	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
<hr/>				
TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100	—	Covered
covered/total bins:	40	40	—	
missing/total bins:	0	40	—	
% Hit:	100.00%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	377	1	—	Covered
bin auto[1]	26	1	—	Covered
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	207	1	—	Covered
bin auto[1]	196	1	—	Covered
Coverpoint red_op_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	81	1	—	Covered
bin auto[1]	322	1	—	Covered
Coverpoint red_op_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	71	1	—	Covered
bin auto[1]	332	1	—	Covered
Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	297	1	—	Covered
bin auto[1]	106	1	—	Covered
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	325	1	—	Covered
bin auto[1]	78	1	—	Covered
Coverpoint opcode	100.00%	100	—	Covered
covered/total bins:	8	8	—	

missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[OR.0]	50	1	—	Covered
bin auto[XOR.1]	40	1	—	Covered
bin auto[ADD.2]	66	1	—	Covered
bin auto[MUL.3]	92	1	—	Covered
bin auto[SHIFT.4]	62	1	—	Covered
bin auto[ROTATE.5]	70	1	—	Covered
bin auto[INVALID.6]	10	1	—	Covered
bin auto[INVALID.7]	10	1	—	Covered
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	227	1	—	Covered
bin auto[1]	176	1	—	Covered
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	201	1	—	Covered
bin auto[1]	202	1	—	Covered
Coverpoint A	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	74	1	—	Covered
bin auto[−3]	16	1	—	Covered
bin auto[−2]	30	1	—	Covered
bin auto[−1]	30	1	—	Covered
bin auto[0]	110	1	—	Covered
bin auto[1]	36	1	—	Covered
bin auto[2]	38	1	—	Covered
bin auto[3]	66	1	—	Covered
Coverpoint B	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	68	1	—	Covered
bin auto[−3]	26	1	—	Covered
bin auto[−2]	32	1	—	Covered
bin auto[−1]	24	1	—	Covered
bin auto[0]	102	1	—	Covered
bin auto[1]	48	1	—	Covered
bin auto[2]	34	1	—	Covered
bin auto[3]	66	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

3.8 8.Waveform




Figure 4: simulation waveform

```

# Top level modules:
#   ALSU_tb
# End time: 17:34:45 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ALSU_tb -coverage
# Start time: 17:34:45 on Mar 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.ALSU_pkg(fast)
# Loading work.ALSU_tb_sv_unit(fast)
# Loading work.ALSU_tb(fast)
# Loading work.ALSU(fast)|
# ALSU test completed
# ** Note: $finish      : ALSU_tb.sv(212)
#   Time: 4026 ns  Iteration: 0  Instance: /ALSU_tb
# 1
# Break in Module ALSU_tb at ALSU_tb.sv line 212

```

Figure 5: Transcript : all test cases passed