

# Assignment 3 EXTRA

Digital Design Verification

## Contents

<b>1</b>	<b>Q1: Queue test</b>	<b>2</b>
1.1	1. Testbench . . . . .	2
<b>2</b>	<b>Q2: Adder</b>	<b>3</b>
2.1	1. Testbench code . . . . .	3
2.2	2. Package code . . . . .	3
2.3	3. Design code . . . . .	4
2.4	4. Bug Fixes . . . . .	4
2.5	5. Verification Plan . . . . .	4
2.6	6. Do File . . . . .	5
2.7	7. Code Coverage Report . . . . .	5
2.8	8. Code Coverage Report . . . . .	6
2.9	9.Waveform . . . . .	8
<b>3</b>	<b>Q3: FSM_010</b>	<b>8</b>
3.1	1. Testbench code . . . . .	8
3.2	2. Package code . . . . .	10
3.3	3. Design code . . . . .	11
3.4	4. Golden model code . . . . .	12
3.5	5. Bug Fixes . . . . .	14
3.6	6. Verification Plan . . . . .	14
3.7	7. Do File . . . . .	14
3.8	8. Code Coverage Report . . . . .	14
3.9	9. Functional Coverage Report . . . . .	17
3.10	10.Waveform . . . . .	18

1 Q1: Queue test

1.1 1. Testbench

```
1 module queue_tb;
2
3 initial begin
4
5 //=====
6 // Declare int j and a queue q of type int
7 //=====
8 int j;
9 int q [$];
10
11 //=====
12 // initialize int j as 1 and queue q as (0, 2, 5)
13 //=====
14 j = 1;
15 q = {0,2,5};
16
17 //=====
18 // insert int j at index 1 in queue q and display q
19 //=====
20 q.insert(1,j);
21 $display("after inserting %0d in index 1 new queue is: %0p",j,q);
22
23 //=====
24 // delete index 1 element from queue q and display q
25 //=====
26 q.delete(1);
27 $display("after deleting element in index 1 new queue is: %0p",q);
28
29 //=====
30 // push an element (7) in the front in queue q and display q
31 //=====
32 q.push_front(7);
33 $display("after pushing front element 7 new queue is: %0p",q);
34
35 //=====
36 // push an element (9) at the back in queue q and display q
37 //=====
38 q.push_back(9);
39 $display("after pushing back element 9 new queue is: %0p",q);
40
41 //=====
42 // pop an element from back of queue q into j, display q, and j
43 //=====
44 j = q.pop_back();
45 $display("after pop back into j, j = %0d and new queue is: %0p",j,q);
46
47 //=====
48 // pop an element from front of queue q into j, display q, and j
49 //=====
50 j = q.pop_front();
51 $display("after pop front into j, j = %0d and new queue is: %0p",j,q);
52
53 //=====
54 // reverse, sort, reverse sort and shuffle the queue and display q after using each method
55 //=====
56 // Reverse the queue and display q
57 q.reverse();
58 $display("After reverse: %p", q);
59
60 // Sort the queue and display q
61 q.sort();
62 $display("After sort: %p", q);
63
64 // Reverse sort the queue (sort then reverse) and display q
65 q.sort();
66 q.reverse();
67 $display("After reverse sort: %p", q);
68
69 // Shuffle the queue and display q
70 q.shuffle();
71 $display("After shuffle: %p", q);
72
73 $finish;
74
75 end
76 endmodule
```

```
VSIM 3> restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.queue_tb(fast)
VSIM 4> run -all
# after inserting 1 in index 1 new queue is : 0 1 2 5
# after deleting element in index 1 new queue is : 0 2 5
# after pushing front element 7 new queue is : 7 0 2 5
# after pushing back element 9 new queue is : 7 0 2 5 9
# after pop back into j, j = 9 and new queue is : 7 0 2 5
# after pop front into j, j = 7 and new queue is : 0 2 5
# After reverse: '{5, 2, 0}'
# After sort: '{0, 2, 5}'
# After reverse sort: '{5, 2, 0}'
# After shuffle: '{2, 0, 5}'
# ** Note: $finish      : C:/Users/Administrator/Desktop/assign 3 - verification diploma - EXTRA/Q1/queue_tb.sv(73)
# Time: 0 ns Iteration: 0 Instance: /queue_tb
# 1
# Break in Module queue_tb at C:/Users/Administrator/Desktop/assign 3 - verification diploma - EXTRA/Q1/queue_tb.sv line 73
VSIM 5>
```

Figure 1: Transcript

## 2 Q2: Adder

### 2.1 1. Testbench code

```
1
2 import adder_package::*;
3
4 module adder_tb;
5     // inputs to instantiated Adder
6     reg clk, reset;
7     reg signed [3:0] A; // Input data A: 2's complement
8     reg signed [3:0] B; // Input data B: 2's complement
9
10    // Output of Adder
11    wire signed [4:0] C; // Adder output: 2's complement
12
13    integer error_count; // 32-bit signed
14    integer correct_count; // 32-bit signed
15
16    adder a1 (
17        .clk(clk),
18        .reset(reset),
19        .A(A), // Input data A: signed
20        .B(B), // Input data B: signed
21        .C(C) // Adder output: signed
22    );
23
24    // Create the clock and reset
25    initial begin
26        clk = 0;
27        forever
28            #5 clk = ~clk;
29    end
30
31    adder_rand_class stim;
32
33    initial begin
34        error_count = 0;
35        correct_count = 0;
36
37        stim = new;
38
39        repeat (50) begin
40
41            assert(stim.randomize()) else $error("Randimization_Failed");
42
43            @(negedge clk);
44            A = stim.A;
45            B = stim.B;
46            reset = stim.reset;
47            stim.C = C;
48
49            if(stim.reset == 1'b1) begin
50            end else begin
51                stim.sample_A();
52                stim.sample_B();
53            end
54
55            @(posedge clk);
56            check_Task;
57
58        end
59
60        $display("%0t: At end of test error count is %0d and correct count = %0d", $time, error_count, correct_count);
61        $finish;
62    end
63
64    task check_Task();
65        logic signed [4:0] expected_result;
66
67        #1; //due to simulator doesnot given me output in posedge immediately
68
69        if (reset && C == 0) begin
70            correct_count = correct_count + 1;
71        end else if (reset && C != 0) begin
72            error_count = error_count + 1;
73            $display("Error! For A=%0d and B=%0d C should equal %0d but is %0d", $time, A, B, expected_result, C);
74            $stop;
75        end
76
77        if(!reset) begin
78            expected_result = stim.A+stim.B;
79            if (C == expected_result)begin
80                correct_count = correct_count + 1;
81            end else begin
82                error_count = error_count + 1;
83                $display("Error! For A=%0d and B=%0d C should equal %0d but is %0d", $time, A, B, expected_result, C);
84                $stop;
85            end
86        end
87    endtask
88
89    endmodule
90
```

### 2.2 2. Package code

```
1 package adder_package;
2     typedef enum logic signed [31:0]{
```

```

3      MAXPOS = 7,
4      ZERO = 0,
5      MAXNEG = -8
6  } enum_t;
7
8  class adder_rand_class;
9      rand bit reset;
10     rand bit signed [3:0] A;
11     rand bit signed [3:0] B;
12     bit signed [4:0] C;
13
14     constraint rst_c {
15         reset dist {1:/10, 0:/90};
16     }
17
18     constraint A_c {
19         A dist {MAXPOS:/20, ZERO:/20, MAXNEG:/20, [-7:-1]/10, [1:6]/10};
20     }
21
22     constraint B_c {
23         B dist {MAXPOS:/20, ZERO:/20, MAXNEG:/20, [-7:-1]/10, [1:6]/10};
24     }
25
26     covergroup Covgrp_A;
27         cp1: coverpoint A {
28             bins data_0 = {0};
29             bins data_max = {MAXPOS};
30             bins data_min = {MAXNEG};
31             bins data_default = default;
32         }
33
34         cp2: coverpoint A {
35             bins data_0max = (0 => MAXPOS);
36             bins data_maxmin = (MAXPOS => MAXNEG);
37             bins data_minmax = (MAXNEG => MAXPOS);
38         }
39     endgroup
40
41     covergroup Covgrp_B;
42         cp3: coverpoint B {
43             bins data_0 = {0};
44             bins data_max = {MAXPOS};
45             bins data_min = {MAXNEG};
46             bins data_default = default;
47         }
48
49         cp4: coverpoint B {
50             bins data_0max = (0 => MAXPOS);
51             bins data_maxmin = (MAXPOS => MAXNEG);
52             bins data_minmax = (MAXNEG => MAXPOS);
53         }
54     endgroup
55
56     function new();
57         Covgrp_A = new();
58         Covgrp_B = new();
59     endfunction
60
61     function void sample_A();
62         Covgrp_A.sample();
63     endfunction
64
65     function void sample_B();
66         Covgrp_B.sample();
67     endfunction
68
69     endclass
70 endpackage

```

### 2.3 3. Design code

```

1  module adder (
2      input  clk,
3      input  reset,
4      input  signed [3:0] A, // Input data A in 2's complement
5      input  signed [3:0] B, // Input data B in 2's complement
6      output reg signed [4:0] C // Adder output in 2's complement
7  );
8
9  // Register output C
10 always @(posedge clk or posedge reset) begin
11     if (reset)
12         C <= 5'b0;
13     else
14         C <= A + B;
15 end
16
17 endmodule

```

### 2.4 4. Bug Fixes

no bugs

### 2.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ADDER_1	When the reset is asserted, the output C value must be low	Directed at the start of the simulation with reset constraint: reset dist {1:/10, 0:/90}	Reset coverage through reset constraint	A checker in the testbench verifies C=0 when reset is high
ADDER_2	Verifying maximum negative value on A and maximum negative value on B	Constrained random with A.c and B.c constraints targeting MAXNEG (-8) values	Covered by Covgrp_A.cp1 and Covgrp_B.cp3 bins for data_min	A checker in the testbench to make sure the output is correct (-8 + -8 = -16)
ADDER_3	Verifying maximum negative value on A and zero value on B	Constrained random with distributions favoring MAXNEG (-8) and ZERO values	Covered by Covgrp_A.cp1 (data_min) and Covgrp_B.cp1 (data_0)	A checker in the testbench to make sure the output is correct (-8 + 0 = -8)
ADDER_4	Verifying maximum negative value on A and maximum positive value on B	Constrained random with distributions favoring MAXNEG (-8) and MAXPOS (7) values	Covered by Covgrp_A.cp1 (data_min) and Covgrp_B.cp1 (data_max)	A checker in the testbench to make sure the output is correct (-8 + 7 = -1)
ADDER_5	Verifying zero on A and maximum negative value on B	Constrained random with distributions favoring ZERO and MAXNEG (-8) values	Covered by Covgrp_A.cp1 (data_0) and Covgrp_B.cp1 (data_min)	A checker in the testbench to make sure the output is correct (0 + -8 = -8)
ADDER_6	Verifying zero on A and zero on B	Constrained random with distributions favoring ZERO values	Covered by Covgrp_A.cp1 (data_0) and Covgrp_B.cp1 (data_0)	A checker in the testbench to make sure the output is correct (0 + 0 = 0)
ADDER_7	Verifying zero on A and maximum positive value on B	Constrained random with distributions favoring ZERO and MAXPOS (7) values	Covered by Covgrp_A.cp1 (data_0) and Covgrp_B.cp1 (data_max)	A checker in the testbench to make sure the output is correct (0 + 7 = 7)
ADDER_8	Verifying maximum positive value on A and maximum negative value on B	Constrained random with distributions favoring MAXPOS (7) and MAXNEG (-8) values	Covered by Covgrp_A.cp1 (data_max) and Covgrp_B.cp1 (data_min)	A checker in the testbench to make sure the output is correct (7 + -8 = -1)
ADDER_9	Verifying maximum positive value on A and zero on B	Constrained random with distributions favoring MAXPOS (7) and ZERO values	Covered by Covgrp_A.cp1 (data_max) and Covgrp_B.cp1 (data_0)	A checker in the testbench to make sure the output is correct (7 + 0 = 7)
ADDER_10	Verifying maximum positive value on A and maximum positive value on B	Constrained random with distributions favoring MAXPOS (7) values	Covered by Covgrp_A.cp1 (data_max) and Covgrp_B.cp1 (data_max)	A checker in the testbench to make sure the output is correct (7 + 7 = 14)

Table 1: Verification Plan for the Adder Module

## 2.6 6. Do File

```
vlib work
vlog adder.sv adder_tb.sv adder_package.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit
run -all

# to run do file
#— do run.txt
# to execute coverage report
#— vcover report adder_tb.ucdb -details -annotate -all -output coverage_rpt.txt -du=adder
#— vcover report -details -cvg -output adder_coverage_report.txt adder_tb.ucdb
```

## 2.7 7. Code Coverage Report

Coverage Report by DU with details

=====				
Design Unit: work.adder				
=====				
Branch Coverage:				
Enabled Coverage		Bins	Hits	Misses Coverage
Branches		2	2	0 100.00%
=====				
Branch Details				
=====				
Branch Coverage for Design Unit work.adder				
Line	Item	Count	Source	
File adder.sv	IF Branch			
11		109	Count coming in to IF	
11	1	18	if (reset)	
13	1	91	else	
Branch totals: 2 hits of 2 branches = 100.00%				
Statement Coverage:				
Enabled Coverage		Bins	Hits	Misses Coverage
Statements		3	3	0 100.00%
=====				
Statement Details				
=====				
Statement Coverage for Design Unit work.adder —				
Line	Item	Count	Source	

File	adder.sv		
1			module adder (
2			input  clk ,
3			input  reset ,
4			input  signed [3:0] A, // Input data A in 2's complement
5			input  signed [3:0] B, // Input data B in 2's complement
6			output reg signed [4:0] C // Adder output in 2's complement
7			);
8			
9			// Register output C
10	1	109	always @(posedge clk or posedge reset) begin
11			if (reset)
12	1	18	C <= 5'b0;
13			else
14	1	91	C <= A + B;

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	30	30	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.adder

Node	1H→0L	0L→1H	" Coverage"
A[0–3]	1	1	100.00
B[0–3]	1	1	100.00
C[0–4]	1	1	100.00
clk	1	1	100.00
reset	1	1	100.00

Total Node Count = 15  
Toggled Node Count = 15  
Untoggled Node Count = 0

Toggle Coverage = 100.00% (30 of 30 bins)

Total Coverage By Design Unit (filtered view): 100.00%

### 2.8 8. Code Coverage Report

Coverage Report by instance with details

Instance: /adder_package
Design Unit: work.adder_package

Covergroup Coverage:				
Covergroups	2	na	na	100.00%
Coverpoints/Crosses	4	na	na	na
Covergroup Bins	12	12	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /adder_package/adder_rand_class/Covgrp-A	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Covergroup instance \adder_package::adder_rand_class::Covgrp-A	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered

covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0	23	1	—	Covered
bin data_max	20	1	—	Covered
bin data_min	17	1	—	Covered
default bin data_default	30		—	Occurred
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0max	4	1	—	Covered
bin data_maxmin	3	1	—	Covered
bin data_minmax	3	1	—	Covered
TYPE /adder_package/adder_rand_class/Covgrp_B	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Covergroup instance \adder_package::adder_rand_class::Covgrp_B	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0	22	1	—	Covered
bin data_max	23	1	—	Covered
bin data_min	18	1	—	Covered
default bin data_default	27		—	Occurred
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0max	5	1	—	Covered
bin data_maxmin	4	1	—	Covered
bin data_minmax	8	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /adder_package/adder_rand_class/Covgrp_A	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Covergroup instance \adder_package::adder_rand_class::Covgrp_A	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0	23	1	—	Covered
bin data_max	20	1	—	Covered
bin data_min	17	1	—	Covered
default bin data_default	30		—	Occurred
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0max	4	1	—	Covered
bin data_maxmin	3	1	—	Covered
bin data_minmax	3	1	—	Covered
TYPE /adder_package/adder_rand_class/Covgrp_B	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	

Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Covergroup instance \adder_package::adder_rand_class::Covgrp_B	100.00%	100	—	Covered
covered/total bins:	6	6	—	
missing/total bins:	0	6	—	
% Hit:	100.00%	100	—	
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0	22	1	—	Covered
bin data_max	23	1	—	Covered
bin data_min	18	1	—	Covered
default bin data_default	27		—	Occurred
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin data_0max	5	1	—	Covered
bin data_maxmin	4	1	—	Covered
bin data_minmax	8	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 2

Total Coverage By Instance (filtered view): 100.00%

## 2.9 9.Waveform




Figure 2: simulation waveform

```
# Saving coverage database on exit...
# End time: 16:14:00 on Apr 13,2025, Elapsed time: 0:02:45
# Errors: 3, Warnings: 1
# vsim -voptargs="+acc" work.adder_tb -coverage
# Start time: 16:14:00 on Apr 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.adder_package(fast)
# Loading work.adder_tb_sv_unit(fast)
# Loading work.adder_tb(fast)
# Loading work.adder(fast)
# 506: At end of test error count is 0 and correct count = 50
# ** Note: $finish : adder_tb.sv(61)
# Time: 506 ns Iteration: 0 Instance: /adder_tb
# 1
# Break in Module adder_tb at adder_tb.sv line 61
```

Figure 3: Transcript : all test cases passed

## 3 Q3: FSM\_010

### 3.1 1. Testbench code

```
1 'timescale 1ns/1ps
2
3 import fsm_package::*;
4
5 module fsm_010_tb;
6     //=====
7     // declare DUT signals
8     //=====
9     logic clk, rst, x;
10
11     logic y;
12     logic [1:0] users_count;
13
14     //=====
15     // declare golden model signals
16     //=====
17     logic golden_y;
18     logic [1:0] golden_users_count;
19
20     //=====
21     // instantiate FSM "DUT"
22     //=====
23     FSM_010 DUT (.*);
24
25     //=====
26     // instantiate golden model
27     //=====
28     golden_model golden_DUT (.*);
29
30     //=====
31     // object from class
```



```

32 //=====
33 fsm_transaction fsm;
34
35 //=====
36 // Generate Clock
37 //=====
38 parameter CLOCK_PERIOD = 10;
39 initial begin
40     clk = 0 ;
41     forever begin
42         #(CLOCK_PERIOD/2) clk = ~clk;
43         //=====
44         // clock mapping (TB , class)
45         //=====
46         fsm.clk = clk;
47     end
48 end
49
50 //=====
51 // reset task
52 //=====
53 task do_reset();
54     rst = 1;
55     #(CLOCK_PERIOD*2);
56     rst = 0;
57 endtask
58
59
60 //=====
61 //===== Method 2 tasks =====
62 //=====
63 state_e cs, ns;
64
65 // -----
66 // "Golden Model" Task
67 // -----
68 task golden_model(input bit x_in, input bit rst_in);
69     if (rst_in) begin
70         cs = IDLE;
71         fsm.y_exp = 0;
72         fsm.users_count_exp = 0;
73     end
74
75     // Next-state logic
76     case (cs)
77         IDLE: ns = (x_in) ? IDLE : ZERO;
78         ZERO: ns = (x_in) ? ONE : ZERO;
79         ONE: ns = (x_in) ? IDLE : STORE;
80         STORE: ns = (x_in) ? IDLE : ZERO;
81     endcase
82
83     // Update count if in STORE
84     if (cs == STORE) begin
85         fsm.users_count_exp++;
86     end
87
88     // y_exp is 1 in STORE
89     fsm.y_exp = (cs == STORE);
90
91     // Move to next state
92     cs = ns;
93 endtask
94
95 // -----
96 // "Check" Task
97 // -----
98 task check_result();
99     // Call golden_model with the *same* inputs we just applied
100     golden_model(x, rst);
101
102     fsm.y_exp = y;
103     fsm.users_count_exp = users_count;
104
105     // Now compare
106     if ((y != fsm.y_exp) ||
107         (users_count != fsm.users_count_exp)) begin
108         $error("Mismatch: time=%0t, y=%0b vs %0b, users_count=%0d vs %0d",
109             $time, y, fsm.y_exp, users_count, fsm.users_count_exp);
110     end
111     else begin
112         $display("FSM_010 Match golden_model task: y=%0b, user_count=%0d", y, users_count);
113     end
114 endtask
115
116
117
118
119 initial begin
120     fsm = new();
121
122     do_reset();
123
124     //=====
125     // Method 1 of self checking
126     //=====
127     repeat(10) begin
128         //=====
129         // assert randomization
130         //=====
131         if(!fsm.randomize())begin

```

```

132         $error("Randomization failed!");
133         $finish;
134     end
135
136     //=====
137     // Drive signals
138     //=====
139     rst = fsm.rst;
140     x   = fsm.x;
141     fsm.y_exp = y;
142     fsm.users_count_exp = users_count;
143
144     //=====
145     // compare outputs of golden model and design
146     //=====
147     assert (y == golden_y || users_count == golden_users_count)
148         $display("_fsm_010_match_golden_model");
149     else
150         $error("there is a mismatch, fsm_010 gets y: %0b, users_count: %0b, golden_model gets y: %0b, users_count: %0b", y
151             , users_count , golden_y , golden_users_count);
152
153     @(posedge clk);
154 end
155
156 do_reset();
157
158 //=====
159 // Method 2 of self checking
160 //=====
161 repeat(100) begin
162     //=====
163     // assert randomization
164     //=====
165     if (!fsm.randomize()) begin
166         $error("Randomization failed!");
167         $finish;
168     end
169
170     //=====
171     // Drive signals
172     //=====
173     x   = fsm.x;
174     rst = fsm.rst;
175
176     //=====
177     // check results
178     //=====
179     check_result();
180
181     @(posedge clk);
182 end
183
184 $display("All tests done.");
185 $finish;
186 end
endmodule

```

### 3.2 2. Package code

```

1 package fsm_package ;
2
3 typedef enum {IDLE ,ZERO ,ONE ,STORE} state_e;
4
5 class fsm_transaction;
6     //=====
7     // declare inputs for randomization
8     // declare with them clk signal and connect it to dut clk in TB
9     //=====
10    bit clk;
11    rand bit x;
12    rand bit rst;
13    bit y_exp;
14    bit [1:0] users_count_exp;
15
16
17    bit [1:0] prev; // store the last two bits
18
19    //=====
20    // constrain rst to activate most of the time
21    // use probability constrain "dist"
22    // estimate 90% for deactivation and 10% activated
23    //=====
24    constraint deactivate_rst_mt {
25        rst dist {0:/90 , 1:/10};
26    }
27
28    //=====
29    // constrain x to be zero for 67% of randomization
30    // use probability constrain "dist"
31    // If the previous two bits were '01', favor a '0' next
32    //=====
33    constraint x_67_0{
34        if (prev != 2'b01) {
35            x dist {0:/ 67 , 1:/33};
36        }
37    }
38
39    constraint c_010_bias {
40        if (prev == 2'b01) {
41            x dist {0 :/ 100, 1 :/ 0}; // 100% chance of 0

```

```

42     }
43 }
44
45 // Keep track of previous bits
46 function void pre_randomize();
47     // shift in the new bit as previous history
48     prev = {prev[0], x};
49 endfunction
50
51
52 //=====
53 // coverpoints
54 //=====
55 covergroup cg @(posedge clk);
56     cp1: coverpoint x;
57     cp2: coverpoint rst;
58     cp3: coverpoint y_exp;
59     cp4: coverpoint users_count_exp;
60     cp5: coverpoint x { bins zero_one_zero = (0=>1=>0);}
61 endgroup
62
63 //=====
64 // counstructor
65 //=====
66 function new();
67     cg = new();
68 endfunction
69
70 endclass
71 endpackage

```

### 3.3 3. Design code

```

1  //////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: 010-sequence-detector Design
6  //
7  //////////////////////////////////////
8  module FSM_010(clk, rst, x, y, users_count);
9      parameter IDLE  = 2'b00;
10     parameter ZERO  = 2'b01;
11     parameter ONE   = 2'b10;
12     parameter STORE = 2'b11;
13
14     input clk, rst, x;
15     output y;
16     output reg [1:0] users_count;
17
18     reg [1:0] cs, ns;
19
20     always @(*) begin
21         case (cs)
22             IDLE:
23                 if (x)
24                     ns = IDLE;
25                 else
26                     ns = ZERO;
27             ZERO:
28                 if (x)
29                     ns = ONE;
30                 else
31                     ns = ZERO;
32             ONE:
33                 if (x)
34                     ns = IDLE;
35                 else
36                     ns = STORE;
37             STORE:
38                 if (x)
39                     ns = IDLE;
40                 else
41                     ns = ZERO;
42             default: ns = IDLE;
43         endcase
44     end
45
46     always @(posedge clk or posedge rst) begin
47         if(rst) begin
48             cs <= IDLE;
49         end
50         else begin
51             cs <= ns;
52         end
53     end
54
55     always @(posedge clk or posedge rst) begin
56         if(rst) begin
57             users_count <= 0;
58         end
59         else begin
60             if (cs == STORE)
61                 users_count <= users_count + 1;
62             end
63         end
64
65         assign y = (cs == STORE)? 1:0;
66
67     endmodule

```

### 3.4 4. Golden model code

```
1 //*****
2 // this is golden_model foe design FSM_010
3 // FSM_010 from moore state machin which mean output logic does not depend on input
4 // this fsm detect 010 sequence
5 //*****
6 module golden_model (
7     //=====
8     // i/o declaration
9     //=====
10    input wire clk,
11    input wire rst,
12    input wire x,
13    output reg golden_y,
14    output reg [1:0] golden_users_count
15 );
16
17
18 //=====
19 // "next_state ,current_state" Datatype
20 //=====
21 typedef enum logic [1:0] {
22     IDLE   = 2'b00,
23     ZERO   = 2'b01,
24     ONE    = 2'b10,
25     STORE  = 2'b11
26 } state_e;
27
28 state_e next_state ,current_state ;
29
30
31 //=====
32 // sequential always "present state"
33 //=====
34 always @(posedge clk or posedge rst) begin
35     if(rst) begin
36         current_state <= IDLE;
37     end else begin
38         current_state <= next_state;
39     end
40 end
41
42
43 //=====
44 // combinational always "next state logic"
45 //=====
46 always @(*) begin
47     case (current_state)
48         IDLE : begin
49             if (x)
50                 next_state = IDLE;
51             else
52                 next_state = ZERO;
53         end
54         ZERO : begin
55             if (x)
56                 next_state = ONE;
57             else
58                 next_state = ZERO;
59         end
60         ONE : begin
61             if (x)
62                 next_state = IDLE;
63             else
64                 next_state = STORE;
65         end
66         STORE : begin
67             if (x)
68                 next_state = IDLE;
69             else
70                 next_state = ZERO;
71         end
72     endcase
73 end
74
75 //=====
76 // combinational always "output logic"
77 //=====
78 always @(*) begin
79     case (current_state)
80         IDLE :
81             golden_y = 0;
82         ZERO :
83             golden_y = 0;
84         ONE :
85             golden_y = 0;
86         STORE :
87             golden_y = 1;
88     endcase
89 end
90
91 //=====
92 // sequential always "counter logic"
93 // count up every time fsm detect 010
94 //=====
95 always @(posedge clk or posedge rst) begin
96     if(rst) begin
97         golden_users_count <= 0;
98     end else begin
99         if (current_state == STORE)
```

```
100         golden_users_count <= golden_users_count + 1;
101     end
102 end
103
104
105 endmodule
```

3.5 5. Bug Fixes

no bugs  
and I change size of user.count to 2 bits to made coverage reach 100% and that not a bug

3.6 6. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FSM_010.1	<b>Reset Behavior:</b> When the active-high reset is asserted, the FSM should move to <i>IDLE</i> , and <code>users_count</code> should be cleared.	<ul style="list-style-type: none"><li>Directed at the start of the simulation (assert <code>rst</code>)</li><li>Constrained-random with <code>rst</code> mostly off, but occasionally on</li></ul>	<ul style="list-style-type: none"><li>Cover reset transitions (<code>rst=1</code> leading to <i>IDLE</i>)</li><li>Check <i>IDLE</i> coverage immediately after reset</li></ul>	A checker (or golden model) ensures <code>users_count = 0</code> and <code>y = 0</code> after reset. Verifies FSM is in <i>IDLE</i> state on release of reset.
FSM_010.2	<b>Pattern Detection:</b> When the sequence 010 is seen, the FSM outputs <code>y=1</code> and increments <code>users_count</code> .	<ul style="list-style-type: none"><li>Constrained-random on <code>x</code> (67% zeros)</li><li>Additional bias if previous bits are 01 (to favor forming 010)</li></ul>	<ul style="list-style-type: none"><li>State coverage: <i>IDLE</i>, <i>ZERO</i>, <i>ONE</i>, <i>STORE</i></li><li>Transition coverage: <i>IDLE</i> → <i>ZERO</i>, etc.</li></ul>	Compare <code>y</code> and <code>users_count</code> with a golden model or via task-based checking. Ensure exactly one increment per 010.

Table 2: Verification Plan for the FSM\_010 Design

3.7 7. Do File

```
vlib work
vlog fsm_package.sv FSM_010.v fsm_010_tb.sv golden_model.sv +cover -covercells
vsim -voptargs=+acc work.fsm_010_tb -cover
coverage exclude -src FSM_010.v -line 42
# I exclude default case in fsm design as it never go through this case
add wave *
coverage save fsm_010_tb.ucdb -onexit
run -all

# to run do file
-- do run.txt
to execute coverage report
-- vcover report fsm_010_tb.ucdb -details -annotate -all -output coverage_rpt.txt -du=FSM_010
-- vcover report -details -cvg -output fsm_coverage_report.txt fsm_010_tb.ucdb
```

3.8 8. Code Coverage Report

Coverage Report by DU with details

=====				
== Design Unit: work.FSM_010				
=====				
Branch Coverage:				
Enabled Coverage		Bins	Hits	Misses Coverage
<hr/>		<hr/>	<hr/>	<hr/>
Branches		20	20	0 100.00%
=====Branch Details=====				
Branch Coverage for Design Unit work.FSM_010				
Line	Item	Count	Source	
<hr/>				
File FSM_010.v				
<hr/> CASE Branch <hr/>				
21		128	Count coming in to CASE	
22	1	39	IDLE:	
27	1	50	ZERO:	
32	1	22	ONE:	
37	1	17	STORE:	
Branch totals: 4 hits of 4 branches = 100.00%				
<hr/> IF Branch <hr/>				
23		39	Count coming in to IF	
23	1	14	if (x)	
25	1	25	else	
Branch totals: 2 hits of 2 branches = 100.00%				
<hr/> IF Branch <hr/>				
28		50	Count coming in to IF	
28	1	19	if (x)	
30	1	31	else	
Branch totals: 2 hits of 2 branches = 100.00%				
<hr/> IF Branch <hr/>				
33		22	Count coming in to IF	
33	1	7	if (x)	
35	1	15	else	
Branch totals: 2 hits of 2 branches = 100.00%				

IF Branch				
38		17	Count coming in to IF	
38	1	7		if (x)
40	1	10		else
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
47		109	Count coming in to IF	
47	1	28	if(rst) begin	
50	1	81	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
56		96	Count coming in to IF	
56	1	28	if(rst) begin	
59	1	68	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
60		68	Count coming in to IF	
60	1	10	if (cs == STORE)	
		58	All False Count	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
65		67	Count coming in to IF	
65	1	10	assign y = (cs == STORE)? 1:0;	
65	2	57	assign y = (cs == STORE)? 1:0;	
Branch totals: 2 hits of 2 branches = 100.00%				

Condition Coverage:				
Enabled Coverage		Bins	Covered	Misses Coverage
Conditions		2	2	0 100.00%

Condition Details

Condition Coverage for Design Unit work.FSM\_010 —

File FSM_010.v				
Focused Condition View				
Line	60	Item	1	(cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%				

Input Term		Covered	Reason for no coverage		Hint
(cs == 3)		Y			
Rows:		Hits	FEC Target	Non-masking condition(s)	
Row	1:	1	(cs == 3)_0	—	
Row	2:	1	(cs == 3)_1	—	

Focused Condition View				
Line	65	Item	1	(cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%				

Input Term		Covered	Reason for no coverage		Hint
(cs == 3)		Y			
Rows:		Hits	FEC Target	Non-masking condition(s)	
Row	1:	1	(cs == 3)_0	—	
Row	2:	1	(cs == 3)_1	—	

FSM Coverage:				
Enabled Coverage		Bins	Hits	Misses Coverage
FSM States		4	4	0 100.00%
FSM Transitions		7	7	0 100.00%

FSM Details

FSM Coverage for Design Unit work.FSM\_010 —

FSM.ID: cs  
Current State Object : cs

State Value MapInfo :

Line	State Name	Value
22	IDLE	0
27	ZERO	1
32	ONE	2
37	STORE	3
Covered States :		

	State	Hit_count	
	IDLE	38	
	ZERO	33	
	ONE	15	
	STORE	11	
Covered Transitions :			
Line	Trans_ID	Hit_count	Transition
26	0	18	IDLE → ZERO
29	1	15	ZERO → ONE
48	2	7	ZERO → IDLE
36	3	11	ONE → STORE
34	4	4	ONE → IDLE
41	5	4	STORE → ZERO
39	6	6	STORE → IDLE

Summary	Bins	Hits	Misses	Coverage
FSM States	4	4	0	100.00%
FSM Transitions	7	7	0	100.00%
Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	16	16	0	100.00%

Statement Details

Statement Coverage for Design Unit work.FSM\_010 —

Line	Item	Count	Source
File FSM_010.v			
8			module FSM_010(clk , rst , x, y, users_count);
9			parameter IDLE = 2'b00;
10			parameter ZERO = 2'b01;
11			parameter ONE = 2'b10;
12			parameter STORE = 2'b11;
13			
14			input clk , rst , x;
15			output y;
16			output reg [1:0] users_count;
17			
18			reg [1:0] cs , ns;
19			
20	1	128	always @(*) begin
21			case (cs)
22			IDLE:
23			if (x)
24	1	14	ns = IDLE;
25			else
26	1	25	ns = ZERO;
27			ZERO:
28			if (x)
29	1	19	ns = ONE;
30			else
31	1	31	ns = ZERO;
32			ONE:
33			if (x)
34	1	7	ns = IDLE;
35			else
36	1	15	ns = STORE;
37			STORE:
38			if (x)
39	1	7	ns = IDLE;
40			else
41	1	10	ns = ZERO;
42			default:
43			ns = IDLE;
44			endcase
45			end
46	1	109	always @(posedge clk or posedge rst) begin
47			if(rst) begin
48	1	28	cs <= IDLE;
49			end
50			else begin
51	1	81	cs <= ns;
52			end
53			end
54			
55	1	96	always @(posedge clk or posedge rst) begin
56			if(rst) begin
57	1	28	users_count <= 0;
58			end
59			else begin
60			if (cs == STORE)
61	1	10	users_count <= users_count + 1;
62			end
63			end
64			



65168assign y = (cs == STORE)? 1:0;

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	20	20	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.FSM.010

	Node	1H->0L	0L->1H	" Coverage"
	clk	1	1	100.00
	cs[0-1]	1	1	100.00
	ns[0-1]	1	1	100.00
	rst	1	1	100.00
	users_count[0-1]	1	1	100.00
	x	1	1	100.00
	y	1	1	100.00

Total Node Count = 10  
Toggled Node Count = 10  
Untoggled Node Count = 0

Toggle Coverage = 100.00% (20 of 20 bins)

Total Coverage By Design Unit (filtered view): 100.00%

3.9 9. Functional Coverage Report

Coverage Report by instance with details

Instance: /fsm\_package  
Design Unit: work.fsm\_package

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
Coverpoints/Crosses	4	na	na	na
Covergroup Bins	10	10	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /fsm_package/fsm_transaction/cg	100.00%	100	—	Covered
covered/total bins:	10	10	—	
missing/total bins:	0	10	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	83	1	—	Covered
bin auto[1]	30	1	—	Covered
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	101	1	—	Covered
bin auto[1]	12	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	103	1	—	Covered
bin auto[1]	10	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	4	4	—	
missing/total bins:	0	4	—	
% Hit:	100.00%	100	—	
bin auto[0]	78	1	—	Covered
bin auto[1]	28	1	—	Covered
bin auto[2]	6	1	—	Covered
bin auto[3]	1	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /fsm_package/fsm_transaction/cg	100.00%	100	—	Covered
covered/total bins:	10	10	—	
missing/total bins:	0	10	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	83	1	—	Covered
bin auto[1]	30	1	—	Covered

Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	101	1	—	Covered
bin auto[1]	12	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	103	1	—	Covered
bin auto[1]	10	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	4	4	—	
missing/total bins:	0	4	—	
% Hit:	100.00%	100	—	
bin auto[0]	78	1	—	Covered
bin auto[1]	28	1	—	Covered
bin auto[2]	6	1	—	Covered
bin auto[3]	1	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

3.10 10.Waveform




Figure 4: simulation waveform

[illegible]

Figure 5: Transcript : all test cases passed