

Assignment 2 EXTRA

Digital Design Verification

Contents

1	Q1: 2-State Array	2
1.1	1. Testbench	2
2	Q2: ALU	2
2.1	1. Testbench code	2
2.2	2. Package code	4
2.3	3. Design code	6
2.4	4. Bug Fixes	7
2.5	5. Verification Plan	7
2.6	6. Do File	8
2.7	7. Coverage Report	8
2.8	8.Waveform	14
3	Q3: FSM_010	15
3.1	1. Testbench code	15
3.2	2. Package code	17
3.3	3. Design code	17
3.4	4. Golden model code	18
3.5	5. Bug Fixes	20
3.6	6. Verification Plan	20
3.7	7. Do File	20
3.8	7. Coverage Report	20
3.9	8.Waveform	24

1 Q1: 2-State Array

1.1 1. Testbench

```
1 module two_state_array;
2
3     //=====
4     // Declare 2-state array
5     //=====
6     bit [11:0] my_array [0:3] ;
7
8 initial begin
9     //=====
10    // initialize array elements
11    //=====
12    my_array[0] = 12'h012;
13    my_array[1] = 12'h345;
14    my_array[2] = 12'h678;
15    my_array[3] = 12'h9AB;
16
17    //=====
18    // print my_array using foreach
19    //=====
20    foreach(my_array[i])
21        $display("print my_array using foreach : my_array [%0d] [5:4] = %0b",i,my_array[i][5:4]);
22
23    //=====
24    // print my_array using for loop
25    //=====
26    for(int i = 0 ;i < $size(my_array,1) ;i++)
27        $display("print my_array using for loop : my_array [%0d] [5:4] = %0b",i,my_array[i][5:4]);
28 end
29
30 endmodule
```

```
VSIM 4> run -all
# print my_array using foreach : my_array[0][5:4] = 1
# print my_array using foreach : my_array[1][5:4] = 0
# print my_array using foreach : my_array[2][5:4] = 11
# print my_array using foreach : my_array[3][5:4] = 10
# print my_array using for loop : my_array[0][5:4] = 1
# print my_array using for loop : my_array[1][5:4] = 0
# print my_array using for loop : my_array[2][5:4] = 11
# print my_array using for loop : my_array[3][5:4] = 10
```

Figure 1: Transcript : all test cases passed

2 Q2: ALU

2.1 1. Testbench code

```
1 `timescale 1ns/1ps
2
3 import ALSU_pkg::*;
4
5 module ALSU_tb;
6
7     // -----
8     // Testbench signals
9     // -----
10    logic clk;
11    logic rst;
12    logic cin;
13    logic red_op_A;
14    logic red_op_B;
15    logic bypass_A;
16    logic bypass_B;
17    logic direction;
18    logic serial_in;
19    logic signed [2:0] A;
20    logic signed [2:0] B;
21    logic [2:0] opcode;
22    wire [15:0] leds;
23    wire signed [5:0] out;
24
25    // -----
26    // DUT instantiation
27    // -----
28    ALSU #(
29        .INPUT_PRIORITY("A"),
30        .FULL_ADDER("ON")
31    ) dut (
32        .clk          (clk),
33        .rst          (rst),
34        .cin          (cin),
35        .red_op_A     (red_op_A),
36        .red_op_B     (red_op_B),
37        .bypass_A     (bypass_A),
38        .bypass_B     (bypass_B),
39        .direction    (direction),
40        .serial_in    (serial_in),
41        .A            (A),
42        .B            (B),
```

```

43     .opcode      (opcode),
44     .leds        (leds),
45     .out         (out)
46 );
47
48 // -----
49 // Create an object for random stimulus
50 // -----
51 alsu_rand_class stim;
52
53 // -----
54 // Clock & reset generation
55 // -----
56 initial begin
57     clk = 0;
58     forever begin
59         #5 clk = ~clk;
60         stim.clk = clk;
61     end
62 end
63 // -----
64 // reset task
65 // -----
66 task do_reset();
67     rst = 1;
68     #10;
69     // Check result against a golden model
70     golden_model(
71         rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
72         direction, opcode
73     );
74     #10;
75     rst = 0;
76 endtask
77
78 // -----
79 // Golden model for reference
80 // -----
81 task golden_model(
82     input logic rst,
83     input logic signed [2:0] A, B,
84     input logic cin, serial_in, red_op_A, red_op_B,
85     input logic bypass_A, bypass_B, direction,
86     input logic [2:0] opcode
87 );
88
89     logic signed [5:0] expected_out;
90     logic [15:0] expected_leds;
91
92     logic invalid_red_op, invalid_opcode, invalid;
93
94     // Invalid condition handling
95     invalid_red_op = (red_op_A | red_op_B) & (opcode[1] | opcode[2]);
96     invalid_opcode = opcode[1] & opcode[2];
97     invalid = invalid_red_op | invalid_opcode;
98
99     if(rst) begin
100         expected_out = 0;
101         expected_leds = 0;
102     end else begin
103         if (invalid)
104             expected_leds = ~expected_leds;
105         else
106             expected_leds = 0;
107     end
108
109
110     if (bypass_A && bypass_B)
111         expected_out = ("A" == "A") ? A : B; // INPUT_PRIORITY is "A"
112     else if (bypass_A)
113         expected_out = A;
114     else if (bypass_B)
115         expected_out = B;
116     else if (invalid)
117         expected_out = 0;
118     else begin
119         case (opcode)
120             3'h0: begin // OR or Reduction OR
121                 if (red_op_A && red_op_B)
122                     expected_out = ("A" == "A") ? |A : |B;
123                 else if (red_op_A)
124                     expected_out = |A;
125                 else if (red_op_B)
126                     expected_out = |B;
127                 else
128                     expected_out = A | B;
129             end
130             3'h1: begin // XOR or Reduction XOR
131                 if (red_op_A && red_op_B)
132                     expected_out = ("A" == "A") ? ^A : ^B;
133                 else if (red_op_A)
134                     expected_out = ^A;
135                 else if (red_op_B)
136                     expected_out = ^B;
137                 else
138                     expected_out = A ^ B;
139             end
140             3'h2: expected_out = A + B; // ADD
141             3'h3: expected_out = A * B; // MUL
142             3'h4: begin // SHIFT

```

```

143         if (direction)
144             expected_out = {expected_out[4:0], serial_in};
145         else
146             expected_out = {serial_in, expected_out[5:1]};
147     end
148     3'h5: begin // ROTATE
149         if (direction)
150             expected_out = {expected_out[4:0], expected_out[5]};
151         else
152             expected_out = {expected_out[0], expected_out[5:1]};
153         end
154         default: expected_out = 0;
155     endcase
156 end
157
158 // Wait another clock so the output is stable
159 @(posedge clk);
160 #1;
161
162 if ( (out != expected_out) && (leds != expected_leds)) begin
163     $error("[ALSU] Mismatch with golden model: opcode=%0b, out=%0d, expected_out=%0d",
164           opcode, out, expected_out);
165 end
166 endtask
167
168
169 // -----
170 // Test/Stimulus
171 // -----
172 initial begin
173
174     stim = new();
175
176     do_reset(); // start in reset
177
178
179     for (int i = 0; i < 200; i++) begin
180
181         // Randomize with constraints
182         if(!(stim.randomize())) begin
183             $error("Randomization failed!");
184             $finish;
185         end
186
187         // Drive signals
188         rst      = stim.rst;
189         cin      = stim.cin;
190         red_op_A = stim.red_op_A;
191         red_op_B = stim.red_op_B;
192         bypass_A = stim.bypass_A;
193         bypass_B = stim.bypass_B;
194         direction = stim.direction;
195         serial_in = stim.serial_in;
196         opcode    = stim.opcode;
197         A         = stim.A;
198         B         = stim.B;
199
200         // Wait a clock for inputs to be sampled
201         @(posedge clk);
202
203         // Check result against a golden model
204         golden_model(
205             rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
206             direction, opcode
207         );
208
209     end
210
211     $display("ALSU test completed");
212     $finish;
213 end
214
215 endmodule

```

2.2 2. Package code

```

1 package ALSU_pkg;
2 // -----
3 // 1) Define the opcodes (including invalids)
4 // -----
5 typedef enum logic [2:0] {
6     OR_0      = 3'h0, // 000
7     XOR_1     = 3'h1, // 001
8     ADD_2     = 3'h2, // 010
9     MUL_3     = 3'h3, // 011
10    SHIFT_4    = 3'h4, // 100
11    ROTATE_5   = 3'h5, // 101
12    INVALID_6  = 3'h6, // 110
13    INVALID_7  = 3'h7, // 111
14 } opcode_e;
15
16 // -----
17 // 2) 3-bit signed range is -4 .. +3
18 // -----
19 localparam logic signed [2:0] MAXNEG = -4; // 3'b100
20 localparam logic signed [2:0] ZERO  = 0;
21 localparam logic signed [2:0] MAXPOS = 3; // 3'b011
22
23 class alsu_rand_class;
24 // -----

```

```

25 // Randomizable DUT inputs
26 // -----
27 bit                clk;
28 rand bit           rst;
29 rand bit           cin;
30 rand bit           red_op_A;
31 rand bit           red_op_B;
32 rand bit           bypass_A;
33 rand bit           bypass_B;
34 rand bit           direction;
35 rand bit           serial_in;
36 rand opcode_e      opcode;
37 rand logic signed [2:0] A;
38 rand logic signed [2:0] B;
39
40
41 // -----
42 // Constraints from specification
43 // -----
44
45 // (a) Make RESET happen with a low probability
46 constraint c_reset_low_prob {
47     rst dist { 0 := 95, 1 := 5 };
48 }
49
50 // (b) For ADD or MUL, pick corner values of A,B more often
51 //      (MAXNEG, ZERO, MAXPOS) than the other possibilities.
52 //      Weighted distribution is used here.
53 constraint c_adder_mult_corner {
54     if (opcode inside {ADD_2, MUL_3}) {
55         A dist { MAXNEG := 5, ZERO := 5, MAXPOS := 5, [-3:-1] := 1, [1:2] := 1 };
56         B dist { MAXNEG := 5, ZERO := 5, MAXPOS := 5, [-3:-1] := 1, [1:2] := 1 };
57     }
58 }
59
60
61 // (c) If opcode=OR or XOR and red_op_A=1, then A has exactly one bit set
62 //      and B is 0.
63 constraint c_red_opA_onebit {
64     if ((opcode==OR_0 || opcode==XOR_1) && red_op_A==1) {
65         // Force B to be 0 or near 0
66         B == 0;
67         // A has exactly 1 bit set in its 3 bits:
68         A dist {1:=5, 2:=5, MAXNEG:=5, MAXPOS := 1, [-3:0] := 1};
69     }
70 }
71
72 // (d) Similarly, if opcode=OR or XOR and red_op_B=1, then B has exactly one bit set
73 //      and A is 0.
74 constraint c_red_opB_onebit {
75     if ((opcode==OR_0 || opcode==XOR_1) && red_op_B==1) {
76         A == 0;
77         B dist {1:=5, 2:=5, MAXNEG:=5, MAXPOS := 1, [-3:0]:= 1 };
78     }
79 }
80
81 // (e) Invalid cases (opcode=6 or 7, or red_op_X=1 for non-OR/XOR)
82 //      should occur *less* frequently.
83 //      Weighted distribution on opcode:
84 constraint c_opcode_distribution {
85     opcode dist {
86         INVALID_6 := 1,
87         INVALID_7 := 1,
88         OR_0      := 5,
89         XOR_1     := 5,
90         ADD_2     := 5,
91         MUL_3     := 5,
92         SHIFT_4   := 5,
93         ROTATE_5  := 5
94     };
95 }
96
97 // (f) For red_op_A/B, require them to be 0 if opcode in {ADD_2, MUL_3, SHIFT_4, ROTATE_5}
98 //      except for a small chance to produce the invalid scenario:
99 constraint c_red_op_non_orxor {
100     if (opcode inside {ADD_2, MUL_3, SHIFT_4, ROTATE_5}) {
101         (red_op_A == 0) dist {0:=95, 1:=5};
102         (red_op_B == 0) dist {0:=95, 1:=5};
103     }
104 }
105
106 constraint c_red_op_orxor {
107     if (opcode inside {XOR_1, OR_0}) {
108         {red_op_A, red_op_B} dist {2'b00 :/ 5, 2'b01 :/ 10, 2'b10 :/ 10, 2'b11 :/ 75};
109     }
110 }
111
112 // (g) bypass_A and bypass_B should be disabled most of the time
113 constraint c_bypass_dist {
114     bypass_A dist {0:=3,1:=1};
115     bypass_B dist {0:=3,1:=1};
116 }
117
118 // (h) If SHIFT or ROTATE, do not constrain A,B.
119 //      (No explicit constraint needed => they can be anything.)
120
121
122
123
124 // -----

```

```

125 // Coverage points
126 // -----
127 covergroup cg @(posedge clk);
128     coverpoint rst;
129     coverpoint cin;
130     coverpoint red_op_A;
131     coverpoint red_op_B;
132     coverpoint bypass_A;
133     coverpoint bypass_B;
134     coverpoint opcode;
135         coverpoint direction;
136         coverpoint serial_in;
137         coverpoint A;
138         coverpoint B;
139 endgroup
140
141 // constructor
142 function new();
143     cg = new();
144 endfunction
145
146
147 endclass
148
149
150 endpackage

```

2.3 3. Design code

```

1 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2 parameter INPUT_PRIORITY = "A";
3 parameter FULL_ADDER = "ON";
4 input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5 input [2:0] opcode;
6 input signed [2:0] A, B;
7 output reg [15:0] leds;
8 output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed cin_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
61 //ALSU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)

```

```

72         out <= B_reg;
73     else if (invalid)
74         out <= 0;
75     else begin
76         case (opcode)
77             3'h0: begin
78                 if (red_op_A_reg && red_op_B_reg)
79                     out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                 else if (red_op_A_reg)
81                     out <= |A_reg;
82                 else if (red_op_B_reg)
83                     out <= |B_reg;
84                 else
85                     out <= A_reg | B_reg;
86             end
87             3'h1: begin
88                 if (red_op_A_reg && red_op_B_reg)
89                     out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                 else if (red_op_A_reg)
91                     out <= ^A_reg;
92                 else if (red_op_B_reg)
93                     out <= ^B_reg;
94                 else
95                     out <= A_reg ^ B_reg;
96             end
97             3'h2: out <= A_reg + B_reg;
98             3'h3: out <= A_reg * B_reg;
99             3'h4: begin
100                 if (direction_reg)
101                     out <= {out[4:0], serial_in_reg};
102                 else
103                     out <= {serial_in_reg, out[5:1]};
104             end
105             3'h5: begin
106                 if (direction_reg)
107                     out <= {out[4:0], out[5]};
108                 else
109                     out <= {out[0], out[5:1]};
110             end
111         endcase
112     end
113 end
114 end
115
116 endmodule

```

2.4 4. Bug Fixes

no bugs except cin_reg is one bit not two bits

2.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU_1	When the reset is asserted, the outputs should be low.	- Directed reset at the start of simulation via do_reset().- Randomized afterward using constraint c.reset_low_prob (5% chance of reset=1).	- Covergroup in alsu_rand_class tracks rst transitions. - Ensures we observe enough reset assertions for coverage.	- The testbench checks that when rst is high, out is driven to 0 and leds is 0 (or blinking is suppressed). - Invokes golden_model() to confirm.
ALSU_2	In the absence of invalid cases, when opcode is ADD, the output should perform addition on ports A and B, taking cin if FULL_ADDER is on.	- Randomize opcode under c.opcode_distribution so that ADD (3'h2) appears frequently. - Corner-case inputs for A and B under c.adder_mult_corner (favor -4,0,3). - red_op_A and red_op_B are mostly 0 to avoid invalid conditions.	- The coverage group tracks opcode, A, B, and cin to ensure corner cases (MAXNEG, ZERO, MAXPOS) are exercised. - Also measures how often ADD vs. other operations appear.	- After each random transaction, the testbench calls golden_model() to confirm out == A + B (plus cin if relevant). - Errors are flagged if out differs from the expected sum.

Table 1: Verification Plan

2.6 6. Do File

```
vlib work
vlog ALSU_pkg.sv ALSU.v ALSU_tb.sv +cover --covercells
vsim --voptargs=+acc work.ALSU_tb --cover
add wave *
coverage save ALSU_tb.ucdb --onexit
run --all

# to run do file
-- do run.txt
to execute coverage report
-- vcover report ALSU_tb.ucdb --details --annotate --all --output coverage_rpt.txt --du=ALSU
-- vcover report --details --cvg --output ALSU_coverage_report.txt ALSU_tb.ucdb
```

2.7 7. Coverage Report

Coverage Report by DU with details

===== Design Unit: work.ALSU =====				
Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	32	32	0	100.00%
===== Branch Details =====				
Branch Coverage for Design Unit work.ALSU				
Line	Item	Count	Source	
File ALSU.v				
-----IF Branch-----				
24		402	Count coming in to IF	
24	1	28	if(rst) begin	
35	1	374	end else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
51		417	Count coming in to IF	
51	1	43	if(rst) begin	
53	1	374	end else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
54		374	Count coming in to IF	
54	1	279	if (invalid)	
56	1	95	else	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
63		384	Count coming in to IF	
63	1	28	if(rst) begin	
66	1	356	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
67		356	Count coming in to IF	
67	1	15	if (bypass_A_reg && bypass_B_reg)	
69	1	77	else if (bypass_A_reg)	
71	1	46	else if (bypass_B_reg)	
73	1	156	else if (invalid)	
75	1	62	else begin	
Branch totals: 5 hits of 5 branches = 100.00%				
-----CASE Branch-----				
76		62	Count coming in to CASE	
77	1	17	3'h0: begin	
87	1	18	3'h1: begin	
97	1	6	3'h2: out <= A_reg + B_reg;	
98	1	7	3'h3: out <= A_reg * B_reg;	
99	1	5	3'h4: begin	
105	1	8	3'h5: begin	
		1	All False Count	
Branch totals: 7 hits of 7 branches = 100.00%				
-----IF Branch-----				
78		17	Count coming in to IF	
78	1	3	if (red_op_A_reg && red_op_B_reg)	
80	1	5	else if (red_op_A_reg)	
82	1	2	else if (red_op_B_reg)	
84	1	7	else	
Branch totals: 4 hits of 4 branches = 100.00%				
-----IF Branch-----				
88		18	Count coming in to IF	
88	1	1	if (red_op_A_reg && red_op_B_reg)	
90	1	5	else if (red_op_A_reg)	
92	1	5	else if (red_op_B_reg)	
94	1	7	else	

Branch totals: 4 hits of 4 branches = 100.00%

IF Branch			
100		5	Count coming in to IF
100	1	1	if (direction_reg)
102	1	4	else

Branch totals: 2 hits of 2 branches = 100.00%

IF Branch			
106		8	Count coming in to IF
106	1	2	if (direction_reg)
108	1	6	else

Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	6	6	0	100.00%

Condition Details

Condition Coverage for Design Unit work.ALSU

File ALSU.v			
Focused Condition View			
Line	67	Item	1 (bypass_A_reg && bypass_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
bypass_A_reg		Y		
bypass_B_reg		Y		
Rows:		Hits	FEC Target	Non-masking condition(s)
Row	1:	1	bypass_A_reg_0	—
Row	2:	1	bypass_A_reg_1	bypass_B_reg
Row	3:	1	bypass_B_reg_0	bypass_A_reg
Row	4:	1	bypass_B_reg_1	bypass_A_reg

Focused Condition View			
Line	78	Item	1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
red_op_A_reg		Y		
red_op_B_reg		Y		
Rows:		Hits	FEC Target	Non-masking condition(s)
Row	1:	1	red_op_A_reg_0	—
Row	2:	1	red_op_A_reg_1	red_op_B_reg
Row	3:	1	red_op_B_reg_0	red_op_A_reg
Row	4:	1	red_op_B_reg_1	red_op_A_reg

Focused Condition View			
Line	88	Item	1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
red_op_A_reg		Y		
red_op_B_reg		Y		
Rows:		Hits	FEC Target	Non-masking condition(s)
Row	1:	1	red_op_A_reg_0	—
Row	2:	1	red_op_A_reg_1	red_op_B_reg
Row	3:	1	red_op_B_reg_0	red_op_A_reg
Row	4:	1	red_op_B_reg_1	red_op_A_reg

Expression Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Expressions	8	8	0	100.00%

Expression Details

Expression Coverage for Design Unit work.ALSU

File ALSU.v			
Focused Expression View			
Line	18	Item	1 ((red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.00%			

Input Term		Covered	Reason for no coverage	Hint
red_op_A_reg		Y		
red_op_B_reg		Y		

```
opcode_reg[1]      Y
opcode_reg[2]      Y
```

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	red_op_A_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 2:	1	red_op_A_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 3:	1	red_op_B_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 4:	1	red_op_B_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 5:	1	opcode_reg[1]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 6:	1	opcode_reg[1]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 7:	1	opcode_reg[2]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])
Row 8:	1	opcode_reg[2]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])

-Focused Expression View

Line	19	Item	1	(opcode_reg[1] & opcode_reg[2])
Expression	totals: 2 of 2 input terms covered = 100.00%			

Input Term	Covered	Reason for no coverage	Hint
opcode_reg[1]	Y		
opcode_reg[2]	Y		

Rows:	Hits	FEC Target	Non-masking condition (s)
Row 1:	1	opcode_reg [1] _0	opcode_reg [2]
Row 2:	1	opcode_reg [1] _1	opcode_reg [2]
Row 3:	1	opcode_reg [2] _0	opcode_reg [1]
Row 4:	1	opcode_reg [2] _1	opcode_reg [1]

-Focused Expression View-

Line	20	Item	1	(invalid_red_op invalid_opcode)
Expression	totals: 2 of 2 input terms covered = 100.00%			

Input Term	Covered	Reason for no coverage	Hint
invalid_red_op	Y		
invalid_opcode	Y		

Rows:	Hits	FEC Target	Non-masking condition (s)
Row 1:	1	invalid_red_op_0	~invalid_opcode
Row 2:	1	invalid_red_op_1	~invalid_opcode
Row 3:	1	invalid_opcode_0	~invalid_red_op
Row 4:	1	invalid_opcode_1	~invalid_red_op

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	48	48	0	100.00%

Statement Details:

Statement Coverage for Design Unit work.ALSU —

Line	Item	Count	Source
File	ALSU.v		
1			module ALSU(A, B, cin , serial_in , red_op_A , red_op_B , opcode , bypass_A , bypass_B , c
2			parameter INPUT_PRIORITY = "A";
3			parameter FULL_ADDER = "ON";
4			input clk , cin , rst , red_op_A , red_op_B , bypass_A , bypass_B , direction , serial_in ;
5			input [2:0] opcode ;
6			input signed [2:0] A , B ;
7			output reg [15:0] leds ;
8			output reg signed [5:0] out ;
9			
10			reg red_op_A_reg , red_op_B_reg , bypass_A_reg , bypass_B_reg , direction_reg , serial_in
11			reg signed cin_reg ;
12			reg [2:0] opcode_reg ;
13			reg signed [2:0] A_reg , B_reg ;
14			
15			wire invalid_red_op , invalid_opcode , invalid ;
16			
17			//Invalid handling
18	1	177	assign invalid_red_op = (red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg
19	1	167	assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20	1	89	assign invalid = invalid_red_op invalid_opcode;
21			
22			//Registering input signals
23	1	402	always @(posedge clk or posedge rst) begin
24			if(rst) begin
25	1	28	cin_reg <= 0;
26	1	28	red_op_B_reg <= 0;
27	1	28	red_op_A_reg <= 0;
28	1	28	bypass_B_reg <= 0;
29	1	28	bypass_A_reg <= 0;
30	1	28	direction_reg <= 0;
31	1	28	serial_in_reg <= 0;
32	1	28	opcode_reg <= 0;
33	1	28	A_reg <= 0;

34	1	28	B_reg <= 0;
35			end else begin
36	1	374	cin_reg <= cin;
37	1	374	red_op_B_reg <= red_op_B;
38	1	374	red_op_A_reg <= red_op_A;
39	1	374	bypass_B_reg <= bypass_B;
40	1	374	bypass_A_reg <= bypass_A;
41	1	374	direction_reg <= direction;
42	1	374	serial_in_reg <= serial_in;
43	1	374	opcode_reg <= opcode;
44	1	374	A_reg <= A;
45	1	374	B_reg <= B;
46			end
47			end
48			
49			//leds output blinking
50	1	417	always @(posedge clk or posedge rst) begin
51			if(rst) begin
52	1	43	leds <= 0;
53			end else begin
54			if (invalid)
55	1	279	leds <= ~leds;
56			else
57	1	95	leds <= 0;
58			end
59			end
60			
61			//ALSU output processing
62	1	384	always @(posedge clk or posedge rst) begin
63			if(rst) begin
64	1	28	out <= 0;
65			end
66			else begin
67			if (bypass_A_reg && bypass_B_reg)
68	1	15	out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69			else if (bypass_A_reg)
70	1	77	out <= A_reg;
71			else if (bypass_B_reg)
72	1	46	out <= B_reg;
73			else if (invalid)
74	1	156	out <= 0;
75			else begin
76			case (opcode)
77			3'h0: begin
78			if (red_op_A_reg && red_op_B_reg)
79	1	3	out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
80			else if (red_op_A_reg)
81	1	5	out <= A_reg;
82			else if (red_op_B_reg)
83	1	2	out <= B_reg;
84			else
85	1	7	out <= A_reg B_reg;
86			end
87			3'h1: begin
88			if (red_op_A_reg && red_op_B_reg)
89	1	1	out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90			else if (red_op_A_reg)
91	1	5	out <= ^A_reg;
92			else if (red_op_B_reg)
93	1	5	out <= ^B_reg;
94			else
95	1	7	out <= A_reg ^ B_reg;
96			end
97	1	6	3'h2: out <= A_reg + B_reg;
98	1	7	3'h3: out <= A_reg * B_reg;
99			3'h4: begin
100			if (direction_reg)
101	1	1	out <= {out[4:0], serial_in_reg};
102			else
103	1	4	out <= {serial_in_reg, out[5:1]};
104			end
105			3'h5: begin
106			if (direction_reg)
107	1	2	out <= {out[4:0], out[5]};
108			else
109	1	6	out <= {out[0], out[5:1]};

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	118	118	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.ALSU

Node	1H->0L	0L->1H	" Coverage"
A[0-2]	1	1	100.00
A_reg[0-2]	1	1	100.00
B[0-2]	1	1	100.00
B_reg[0-2]	1	1	100.00

bypass_A	1	1	100.00
bypass_A_reg	1	1	100.00
bypass_B	1	1	100.00
bypass_B_reg	1	1	100.00
cin	1	1	100.00
cin_reg	1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
direction_reg	1	1	100.00
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
leds[0-15]	1	1	100.00
opcode[0-2]	1	1	100.00
opcode_reg[0-2]	1	1	100.00
out[0-5]	1	1	100.00
red_op_A	1	1	100.00
red_op_A_reg	1	1	100.00
red_op_B	1	1	100.00
red_op_B_reg	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
serial_in_reg	1	1	100.00

Total Node Count = 59
 Toggled Node Count = 59
 Untoggled Node Count = 0

Toggle Coverage = 100.00% (118 of 118 bins)

Total Coverage By Design Unit (filtered view): 100.00%

Coverage Report by instance with details

Instance:	/ALSU_pkg
Design Unit:	work.ALSU_pkg

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
Coverpoints/Crosses	11	na	na	na
Covergroup Bins	40	40	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100	—	Covered
covered/total bins:	40	40	—	
missing/total bins:	0	40	—	
% Hit:	100.00%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	377	1	—	Covered
bin auto[1]	26	1	—	Covered
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	207	1	—	Covered
bin auto[1]	196	1	—	Covered
Coverpoint red_op_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	81	1	—	Covered
bin auto[1]	322	1	—	Covered
Coverpoint red_op_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	71	1	—	Covered
bin auto[1]	332	1	—	Covered
Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	297	1	—	Covered
bin auto[1]	106	1	—	Covered
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	325	1	—	Covered
bin auto[1]	78	1	—	Covered
Coverpoint opcode	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	

bin auto[OR.0]	50	1	—	Covered
bin auto[XOR.1]	40	1	—	Covered
bin auto[ADD.2]	66	1	—	Covered
bin auto[MUL.3]	92	1	—	Covered
bin auto[SHIFT.4]	62	1	—	Covered
bin auto[ROTATE.5]	70	1	—	Covered
bin auto[INVALID.6]	10	1	—	Covered
bin auto[INVALID.7]	10	1	—	Covered
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	227	1	—	Covered
bin auto[1]	176	1	—	Covered
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	201	1	—	Covered
bin auto[1]	202	1	—	Covered
Coverpoint A	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	74	1	—	Covered
bin auto[−3]	16	1	—	Covered
bin auto[−2]	30	1	—	Covered
bin auto[−1]	30	1	—	Covered
bin auto[0]	110	1	—	Covered
bin auto[1]	36	1	—	Covered
bin auto[2]	38	1	—	Covered
bin auto[3]	66	1	—	Covered
Coverpoint B	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	68	1	—	Covered
bin auto[−3]	26	1	—	Covered
bin auto[−2]	32	1	—	Covered
bin auto[−1]	24	1	—	Covered
bin auto[0]	102	1	—	Covered
bin auto[1]	48	1	—	Covered
bin auto[2]	34	1	—	Covered
bin auto[3]	66	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
<hr/>				
TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100	—	Covered
covered/total bins:	40	40	—	
missing/total bins:	0	40	—	
% Hit:	100.00%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	377	1	—	Covered
bin auto[1]	26	1	—	Covered
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	207	1	—	Covered
bin auto[1]	196	1	—	Covered
Coverpoint red_op_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	81	1	—	Covered
bin auto[1]	322	1	—	Covered
Coverpoint red_op_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	71	1	—	Covered
bin auto[1]	332	1	—	Covered
Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	297	1	—	Covered
bin auto[1]	106	1	—	Covered
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	325	1	—	Covered
bin auto[1]	78	1	—	Covered
Coverpoint opcode	100.00%	100	—	Covered
covered/total bins:	8	8	—	

missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[OR.0]	50	1	—	Covered
bin auto[XOR.1]	40	1	—	Covered
bin auto[ADD.2]	66	1	—	Covered
bin auto[MUL.3]	92	1	—	Covered
bin auto[SHIFT.4]	62	1	—	Covered
bin auto[ROTATE.5]	70	1	—	Covered
bin auto[INVALID.6]	10	1	—	Covered
bin auto[INVALID.7]	10	1	—	Covered
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	227	1	—	Covered
bin auto[1]	176	1	—	Covered
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	201	1	—	Covered
bin auto[1]	202	1	—	Covered
Coverpoint A	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	74	1	—	Covered
bin auto[−3]	16	1	—	Covered
bin auto[−2]	30	1	—	Covered
bin auto[−1]	30	1	—	Covered
bin auto[0]	110	1	—	Covered
bin auto[1]	36	1	—	Covered
bin auto[2]	38	1	—	Covered
bin auto[3]	66	1	—	Covered
Coverpoint B	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin auto[−4]	68	1	—	Covered
bin auto[−3]	26	1	—	Covered
bin auto[−2]	32	1	—	Covered
bin auto[−1]	24	1	—	Covered
bin auto[0]	102	1	—	Covered
bin auto[1]	48	1	—	Covered
bin auto[2]	34	1	—	Covered
bin auto[3]	66	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

2.8 8.Waveform




Figure 2: simulation waveform

```

# Top level modules:
#     ALSU_tb
# End time: 17:34:45 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ALSU_tb -coverage
# Start time: 17:34:45 on Mar 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.ALSU_pkg(fast)
# Loading work.ALSU_tb_sv_unit(fast)
# Loading work.ALSU_tb(fast)
# Loading work.ALSU(fast)|
# ALSU test completed
# ** Note: $finish      : ALSU_tb.sv(212)
#     Time: 4026 ns   Iteration: 0   Instance: /ALSU_tb
# 1
# Break in Module ALSU_tb at ALSU_tb.sv line 212

```

Figure 3: Transcript : all test cases passed

3 Q3: FSM_010

3.1 1. Testbench code

```

1  `timescale 1ns/1ps
2
3  import fsm_package::*;
4
5  module fsm_010_tb;
6      //=====
7      // declare DUT signals
8      //=====
9      logic clk, rst, x;
10
11     logic y;
12     logic [1:0] users_count;
13
14     //=====
15     // declare golden model signals
16     //=====
17     logic golden_y;
18     logic [9:0] golden_users_count;
19
20     //=====
21     // instantiate FSM "DUT"
22     //=====
23     FSM_010 DUT (.*);
24
25     //=====
26     // instantiate golden model
27     //=====
28     golden_model golden_DUT (.*);
29
30     //=====
31     // object from class
32     //=====
33     fsm_transaction fsm;
34
35     //=====
36     // Generate Clock
37     //=====
38     parameter CLOCK_PERIOD = 10;
39     initial begin
40         clk = 0 ;
41         forever begin
42             #(CLOCK_PERIOD/2) clk = ~clk;
43             //=====
44             // clock mapping (TB , class)
45             //=====
46             fsm.clk = clk;
47
48         end
49     end
50
51     //=====
52     // reset task
53     //=====
54     task do_reset();
55         rst = 1;
56         #(CLOCK_PERIOD*2);
57         rst = 0;
58     endtask
59
60     //=====
61     //===== Method 2 tasks =====
62     //=====
63     state_e cs, ns;
64
65     // -----
66     // "Golden Model" Task
67     // -----
68     task golden_model(input bit x_in, input bit rst_in);
69         if (rst_in) begin
70             cs = IDLE;
71             Y = 0;
72             fsm.users_count_exp = 0;
73         end
74

```

```

75 // Next-state logic
76 case (cs)
77     IDLE: ns = (x_in) ? IDLE : ZERO;
78     ZERO: ns = (x_in) ? ONE : ZERO;
79     ONE: ns = (x_in) ? IDLE : STORE;
80     STORE: ns = (x_in) ? IDLE : ZERO;
81 endcase
82
83 // Update count if in STORE
84 if (cs == STORE) begin
85     fsm.users_count_exp++;
86 end
87
88 // y_exp is 1 in STORE
89 fsm.y_exp = (cs == STORE);
90
91 // Move to next state
92 cs = ns;
93 endtask
94
95 // -----
96 // "Check" Task
97 // -----
98 task check_result();
99 // Call golden_model with the *same* inputs we just applied
100 golden_model(x, rst);
101
102 fsm.y_exp = y;
103 fsm.users_count_exp = users_count;
104
105 // Now compare
106 if ((y != fsm.y_exp) ||
107     (users_count != fsm.users_count_exp)) begin
108     $error("Mismatch: time=%0t, y=%0b vs %0b, users_count=%0d vs %0d",
109         $time, y, fsm.y_exp, users_count, fsm.users_count_exp);
110 end
111 else begin
112     $display("FSM_010_Match_golden_model_task: y=%0b, user_count=%0d", y, users_count);
113 end
114 endtask
115
116
117
118
119 initial begin
120     fsm = new();
121
122     do_reset();
123
124     //=====
125     // Method 1 of self checking
126     //=====
127     repeat(10) begin
128         //=====
129         // assert randomization
130         //=====
131         if(!fsm.randomize())begin
132             $error("Randomization failed!");
133             $finish;
134         end
135
136         //=====
137         // Drive signals
138         //=====
139         rst = fsm.rst;
140         x = fsm.x;
141         fsm.y_exp = y;
142         fsm.users_count_exp = users_count;
143
144         //=====
145         // compare outputs of golden model and design
146         //=====
147         assert (y == golden_y || users_count == golden_users_count)
148             $display("_fsm_010_match_golden_model");
149         else
150             $error("there is a mismatch, fsm_010 gets y: %0b, users_count: %0b, golden_model gets y: %0b, users_count: %0b", y,
151                 users_count, golden_y, golden_users_count);
152
153     end
154
155     do_reset();
156
157     //=====
158     // Method 2 of self checking
159     //=====
160     repeat(100) begin
161         //=====
162         // assert randomization
163         //=====
164         if (!fsm.randomize()) begin
165             $error("Randomization failed!");
166             $finish;
167         end
168
169         //=====
170         // Drive signals
171         //=====
172         x = fsm.x;
173         rst = fsm.rst;

```



```

174
175         //=====
176         // check results
177         //=====
178         check_result();
179
180         @(posedge clk);
181     end
182
183     $display("All␣tests␣done.");
184     $finish;
185 end
186 endmodule

```

3.2 2. Package code

```

1 package fsm_package ;
2
3     typedef enum {IDLE ,ZERO ,ONE ,STORE} state_e;
4
5     class fsm_transaction;
6         //=====
7         // declare inputs for randomization
8         // declare with them clk signal and connect it to dut clk in TB
9         //=====
10        bit clk;
11        rand bit x;
12        rand bit rst;
13        bit y_exp;
14        bit [1:0] users_count_exp;
15
16
17        bit [1:0] prev;  // store the last two bits
18
19        //=====
20        // constrain rst to activate most of the time
21        // use probability constrain "dist"
22        // estimate 90% for deactivation and 10% activated
23        //=====
24        constraint deactivate_rst_mt {
25            rst dist {0:/90 , 1:/10};
26        }
27
28        //=====
29        // constrain x to be zero for 67% of randomization
30        // use probability constrain "dist"
31        // If the previous two bits were '01', favor a '0' next
32        //=====
33        constraint x_67_0{
34            if (prev != 2'b01) {
35                x dist {0:/ 67 , 1:/33};
36            }
37        }
38
39        constraint c_010_bias {
40            if (prev == 2'b01) {
41                x dist {0 :/ 100, 1 :/ 0};  // 100% chance of 0
42            }
43        }
44
45        // Keep track of previous bits
46        function void pre_randomize();
47            // shift in the new bit as previous history
48            prev = {prev[0], x};
49        endfunction
50
51
52        //=====
53        // coverpoints
54        //=====
55        covergroup cg @(posedge clk);
56            cp1: coverpoint x;
57            cp2: coverpoint rst;
58            cp3: coverpoint y_exp;
59            cp4: coverpoint users_count_exp;
60        endgroup
61
62        //=====
63        // counstructor
64        //=====
65        function new();
66            cg = new();
67        endfunction
68
69    endclass
70 endpackage

```

3.3 3. Design code

```

1 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: 010-sequence-detector Design
6 //
7 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
8 module FSM_010(clk, rst, x, y, users_count);
9     parameter IDLE = 2'b00;

```

```

10     parameter ZERO    = 2'b01;
11     parameter ONE     = 2'b10;
12     parameter STORE   = 2'b11;
13
14     input  clk, rst, x;
15     output y;
16     output reg [1:0] users_count;
17
18     reg [1:0] cs, ns;
19
20     always @(*) begin
21         case (cs)
22             IDLE:
23                 if (x)
24                     ns = IDLE;
25                 else
26                     ns = ZERO;
27             ZERO:
28                 if (x)
29                     ns = ONE;
30                 else
31                     ns = ZERO;
32             ONE:
33                 if (x)
34                     ns = IDLE;
35                 else
36                     ns = STORE;
37             STORE:
38                 if (x)
39                     ns = IDLE;
40                 else
41                     ns = ZERO;
42             default:    ns = IDLE;
43         endcase
44     end
45
46     always @(posedge clk or posedge rst) begin
47         if(rst) begin
48             cs <= IDLE;
49         end
50         else begin
51             cs <= ns;
52         end
53     end
54
55     always @(posedge clk or posedge rst) begin
56         if(rst) begin
57             users_count <= 0;
58         end
59         else begin
60             if (cs == STORE)
61                 users_count <= users_count + 1;
62             end
63         end
64
65         assign y = (cs == STORE)? 1:0;
66
67     endmodule

```

3.4 4. Golden model code

```

1  //*****
2  // this is golden_model foe design FSM_010
3  // FSM_010 from moore state machin which mean output logic does not depend on input
4  // this fsm detect 010 sequence
5  //*****
6  module golden_model (
7      //=====
8      // i/o declaration
9      //=====
10     input wire clk,
11     input wire rst,
12     input wire x,
13     output reg golden_y,
14     output reg [1:0] golden_users_count
15 );
16
17
18 //=====
19 // "next_state ,current_state" Datatype
20 //=====
21 typedef enum logic [1:0] {
22     IDLE    = 2'b00,
23     ZERO    = 2'b01,
24     ONE     = 2'b10,
25     STORE   = 2'b11
26 } state_e;
27
28 state_e next_state ,current_state ;
29
30
31 //=====
32 // sequential always "present state"
33 //=====
34 always @(posedge clk or posedge rst) begin
35     if(rst) begin
36         current_state <= IDLE;
37     end else begin
38         current_state <= next_state;
39     end

```

```

40 end
41
42
43 //=====
44 // combinational always "next state logic"
45 //=====
46 always @(*) begin
47     case (current_state)
48         IDLE : begin
49             if (x)
50                 next_state = IDLE;
51             else
52                 next_state = ZERO;
53         end
54         ZERO : begin
55             if (x)
56                 next_state = ONE;
57             else
58                 next_state = ZERO;
59         end
60         ONE : begin
61             if (x)
62                 next_state = IDLE;
63             else
64                 next_state = STORE;
65         end
66         STORE : begin
67             if (x)
68                 next_state = IDLE;
69             else
70                 next_state = ZERO;
71         end
72     endcase
73 end
74
75 //=====
76 // combinational always "output logic"
77 //=====
78 always @(*) begin
79     case (current_state)
80         IDLE :
81             golden_y = 0;
82         ZERO :
83             golden_y = 0;
84         ONE :
85             golden_y = 0;
86         STORE :
87             golden_y = 1;
88     endcase
89 end
90
91 //=====
92 // sequential always "counter logic"
93 // count up every time fsm detect 010
94 //=====
95 always @(posedge clk or posedge rst) begin
96     if(rst) begin
97         golden_users_count <= 0;
98     end else begin
99         if (current_state == STORE)
100             golden_users_count <= golden_users_count + 1;
101     end
102 end
103
104
105 endmodule

```

3.5 5. Bug Fixes

no bugs
and I change size of user.count to 2 bits to made coverage reach 100% and that not a bug

3.6 6. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FSM_010.1	Reset Behavior: When the active-high reset is asserted, the FSM should move to <i>IDLE</i> , and <code>users_count</code> should be cleared.	<ul style="list-style-type: none">Directed at the start of the simulation (assert <code>rst</code>)Constrained-random with <code>rst</code> mostly off, but occasionally on	<ul style="list-style-type: none">Cover reset transitions (<code>rst=1</code> leading to <i>IDLE</i>)Check <i>IDLE</i> coverage immediately after reset	A checker (or golden model) ensures <code>users_count = 0</code> and <code>y = 0</code> after reset. Verifies FSM is in <i>IDLE</i> state on release of reset.
FSM_010.2	Pattern Detection: When the sequence 010 is seen, the FSM outputs <code>y=1</code> and increments <code>users_count</code> .	<ul style="list-style-type: none">Constrained-random on <code>x</code> (67% zeros)Additional bias if previous bits are 01 (to favor forming 010)	<ul style="list-style-type: none">State coverage: <i>IDLE</i>, <i>ZERO</i>, <i>ONE</i>, <i>STORE</i>Transition coverage: <i>IDLE</i> → <i>ZERO</i>, etc.	Compare <code>y</code> and <code>users_count</code> with a golden model or via task-based checking. Ensure exactly one increment per 010.

Table 2: Verification Plan for the FSM_010 Design

3.7 7. Do File

```
vlib work
vlog fsm_package.sv FSM_010.v fsm_010_tb.sv golden_model.sv +cover -covercells
vsim -voptargs=+acc work.fsm_010_tb -cover
coverage exclude -src FSM_010.v -line 42
# I exclude default case in fsm design as it never go through this case
add wave *
coverage save fsm_010_tb.ucdb -onexit
run -all

# to run do file
-- do run.txt
to execute coverage report
-- vcover report fsm_010_tb.ucdb -details -annotate -all -output coverage_rpt.txt -du=FSM_010
-- vcover report -details -cvg -output fsm_coverage_report.txt fsm_010_tb.ucdb
```

3.8 7. Coverage Report

Coverage Report by DU with details

=====				
== Design Unit: work.FSM_010				
=====				
Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	20	20	0	100.00%
=====Branch Details=====				
Branch Coverage for Design Unit work.FSM_010				
Line	Item	Count	Source	
File FSM_010.v				
-----CASE Branch-----				
21		128	Count coming in to CASE	
22	1	39	IDLE:	
27	1	50	ZERO:	
32	1	22	ONE:	
37	1	17	STORE:	
Branch totals: 4 hits of 4 branches = 100.00%				
-----IF Branch-----				
23		39	Count coming in to IF	
23	1	14	if (x)	
25	1	25	else	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
28		50	Count coming in to IF	
28	1	19	if (x)	
30	1	31	else	
Branch totals: 2 hits of 2 branches = 100.00%				
-----IF Branch-----				
33		22	Count coming in to IF	
33	1	7	if (x)	
35	1	15	else	
Branch totals: 2 hits of 2 branches = 100.00%				

IF Branch				
38		17	Count coming in to IF	
38	1	7		if (x)
40	1	10		else
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
47		109	Count coming in to IF	
47	1	28	if(rst) begin	
50	1	81	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
56		96	Count coming in to IF	
56	1	28	if(rst) begin	
59	1	68	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
60		68	Count coming in to IF	
60	1	10	if (cs == STORE)	
		58	All False Count	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
65		67	Count coming in to IF	
65	1	10	assign y = (cs == STORE)? 1:0;	
65	2	57	assign y = (cs == STORE)? 1:0;	
Branch totals: 2 hits of 2 branches = 100.00%				

Condition Coverage:				
Enabled Coverage		Bins	Covered	Misses Coverage
Conditions		2	2	0 100.00%

Condition Details

Condition Coverage for Design Unit work.FSM_010 —

File FSM_010.v				
Focused Condition View				
Line	60	Item	1	(cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%				

Input Term		Covered	Reason for no coverage		Hint
(cs == 3)		Y			
Rows:		Hits	FEC Target	Non-masking condition(s)	
Row	1:	1	(cs == 3)_0	—	
Row	2:	1	(cs == 3)_1	—	

Focused Condition View				
Line	65	Item	1	(cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%				

Input Term		Covered	Reason for no coverage		Hint
(cs == 3)		Y			
Rows:		Hits	FEC Target	Non-masking condition(s)	
Row	1:	1	(cs == 3)_0	—	
Row	2:	1	(cs == 3)_1	—	

FSM Coverage:				
Enabled Coverage		Bins	Hits	Misses Coverage
FSM States		4	4	0 100.00%
FSM Transitions		7	7	0 100.00%

FSM Details

FSM Coverage for Design Unit work.FSM_010 —

FSM.ID: cs	
Current State Object : cs	

State Value MapInfo :		
Line	State Name	Value
22	IDLE	0
27	ZERO	1
32	ONE	2
37	STORE	3
Covered States :		

	State	Hit_count	
	IDLE	38	
	ZERO	33	
	ONE	15	
	STORE	11	
Covered Transitions :			
Line	Trans_ID	Hit_count	Transition
26	0	18	IDLE → ZERO
29	1	15	ZERO → ONE
48	2	7	ZERO → IDLE
36	3	11	ONE → STORE
34	4	4	ONE → IDLE
41	5	4	STORE → ZERO
39	6	6	STORE → IDLE

Summary	Bins	Hits	Misses	Coverage
FSM States	4	4	0	100.00%
FSM Transitions	7	7	0	100.00%
Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	16	16	0	100.00%

Statement Details

Statement Coverage for Design Unit work.FSM_010 —

Line	Item	Count	Source
File FSM_010.v			
8			module FSM_010(clk , rst , x, y, users_count);
9			parameter IDLE = 2'b00;
10			parameter ZERO = 2'b01;
11			parameter ONE = 2'b10;
12			parameter STORE = 2'b11;
13			
14			input clk , rst , x;
15			output y;
16			output reg [1:0] users_count;
17			
18			reg [1:0] cs , ns;
19			
20	1	128	always @(*) begin
21			case (cs)
22			IDLE:
23			if (x)
24	1	14	ns = IDLE;
25			else
26	1	25	ns = ZERO;
27			ZERO:
28			if (x)
29	1	19	ns = ONE;
30			else
31	1	31	ns = ZERO;
32			ONE:
33			if (x)
34	1	7	ns = IDLE;
35			else
36	1	15	ns = STORE;
37			STORE:
38			if (x)
39	1	7	ns = IDLE;
40			else
41	1	10	ns = ZERO;
42			default:
43			ns = IDLE;
44			endcase
45			end
46	1	109	always @(posedge clk or posedge rst) begin
47			if(rst) begin
48	1	28	cs <= IDLE;
49			end
50			else begin
51	1	81	cs <= ns;
52			end
53			end
54			
55	1	96	always @(posedge clk or posedge rst) begin
56			if(rst) begin
57	1	28	users_count <= 0;
58			end
59			else begin
60			if (cs == STORE)
61	1	10	users_count <= users_count + 1;
62			end
63			end
64			

65168assign y = (cs == STORE)? 1:0;

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	20	20	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.FSM.010

	Node	1H->0L	0L->1H	"Coverage"
	clk	1	1	100.00
	cs[0-1]	1	1	100.00
	ns[0-1]	1	1	100.00
	rst	1	1	100.00
	users_count[0-1]	1	1	100.00
	x	1	1	100.00
	y	1	1	100.00

Total Node Count = 10
Toggled Node Count = 10
Untoggled Node Count = 0

Toggle Coverage = 100.00% (20 of 20 bins)

Total Coverage By Design Unit (filtered view): 100.00%

Coverage Report by instance with details

Instance: /fsm_package
Design Unit: work.fsm_package

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	4	na	na	na
Covergroup Bins	10	10	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /fsm_package/fsm_transaction/cg	100.00%	100	—	Covered
covered/total bins:	10	10	—	
missing/total bins:	0	10	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	85	1	—	Covered
bin auto[1]	30	1	—	Covered
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	103	1	—	Covered
bin auto[1]	12	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	105	1	—	Covered
bin auto[1]	10	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	4	4	—	
missing/total bins:	0	4	—	
% Hit:	100.00%	100	—	
bin auto[0]	79	1	—	Covered
bin auto[1]	29	1	—	Covered
bin auto[2]	6	1	—	Covered
bin auto[3]	1	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /fsm_package/fsm_transaction/cg	100.00%	100	—	Covered
covered/total bins:	10	10	—	
missing/total bins:	0	10	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	85	1	—	Covered
bin auto[1]	30	1	—	Covered

Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	103	1	—	Covered
bin auto[1]	12	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	105	1	—	Covered
bin auto[1]	10	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	4	4	—	
missing/total bins:	0	4	—	
% Hit:	100.00%	100	—	
bin auto[0]	79	1	—	Covered
bin auto[1]	29	1	—	Covered
bin auto[2]	6	1	—	Covered
bin auto[3]	1	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

3.9 8.Waveform




Figure 4: simulation waveform

[illegible]

Figure 5: Transcript : all test cases passed