

Assignment 5 UVM

Digital Design Verification

Contents

1	Part 1	2
2	Part 2	2
2.1	top_module	2
2.2	alsu_test	2
2.3	alsu_if	3
2.4	alsu_env	3
2.5	alsu_driver	3
3	Part 3	5
3.1	top_module	5
3.2	alsu_test	5
3.3	alsu_if	6
3.4	alsu_env	6
3.5	alsu_driver	6
3.6	alsu_config_obj	7

1 Part 1

```
#-----
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
#-----
#
# ***** IMPORTANT RELEASE NOTES *****
#
# You are using a version of the UVM library that has been compiled
# with `UVM_NO_DEPRECATED undefined.
# See http://www.eda.org/svdb/view.php?id=3313 for more details.
#
# You are using a version of the UVM library that has been compiled
# with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
# See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
# (Specify +UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verillog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verillog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test alsu_test...
# UVM_INFO alsu_test.sv(23) @ 100: uvm_test_top [run_phase] Inside the ALSU test.
# UVM_INFO verillog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 5
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [run_phase] 1
# ** Note: $finish : /usr/local/questasim/linux_x86_64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 100 ns Iteration: 54 Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /usr/local/questasim/linux_x86_64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
V$SIM(paused)>
```

Figure 1: Transcript

2 Part 2

2.1 top_module

```
1 import alsu_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 `include "alsu_if.sv"
5
6 module top();
7     bit clk;
8
9     initial begin
10         forever
11             #1 clk = ~clk;
12     end
13
14     alsu_if alsuif (clk);
15
16     ALSU #(INPUT_PRIORITY("A"), FULL_ADDER("ON")) DUT (
17         .clk      (alsuif.DUT.clk),
18         .cin      (alsuif.DUT.cin),
19         .rst      (alsuif.DUT.rst),
20         .red_op_A  (alsuif.DUT.red_op_A),
21         .red_op_B  (alsuif.DUT.red_op_B),
22         .bypass_A  (alsuif.DUT.bypass_A),
23         .bypass_B  (alsuif.DUT.bypass_B),
24         .direction (alsuif.DUT.direction),
25         .serial_in (alsuif.DUT.serial_in),
26         .opcode    (alsuif.DUT.opcode),
27         .A         (alsuif.DUT.A),
28         .B         (alsuif.DUT.B),
29         .leds      (alsuif.DUT.leds),
30         .out       (alsuif.DUT.out)
31     );
32
33     initial begin
34         uvm_config_db#(virtual alsu_if)::set(null, "uvm_test_top", "ALSU_VIF", alsuif);
35         run_test("alsu_test");
36     end
37 endmodule
```

2.2 alsu_test

```
1 package alsu_test_pkg;
2 import alsu_env_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6 class alsu_test extends uvm_test;
7     `uvm_component_utils(alsu_test)
```

```

8
9     alsu_env env;
10    virtual alsu_if alsu_test_vif;
11
12    function new (string name = "alsu_test", uvm_component parent = null);
13    super.new(name,parent);
14    endfunction
15
16    function void build_phase(uvm_phase phase);
17    super.build_phase(phase);
18
19        if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_test_vif))
20        'uvm_fatal("NOVIF", "Virtual_interface_alsu_test_vif_was_not_found_in_the_configuration_database");
21
22    uvm_config_db#(virtual alsu_if)::set(this,"*", "ALSU_VIF",alsu_test_vif);
23
24    env = alsu_env::type_id::create("env",this);
25    endfunction
26
27    task run_phase(uvm_phase phase);
28        super.run_phase(phase);
29        phase.raise_objection(this);
30        #100; 'uvm_info("run_phase","Inside_the_ALSU_test.",UVM_MEDIUM);
31    phase.drop_objection(this);
32    endtask : run_phase
33
34    endclass : alsu_test
35
36 endpackage

```

2.3 alsu_if

```

1  interface alsu_if (
2      input bit clk
3  );
4
5      logic rst;
6      logic cin;
7      logic red_op_A;
8      logic red_op_B;
9      logic bypass_A;
10     logic bypass_B;
11     logic direction;
12     logic serial_in;
13     logic signed [2:0] A;
14     logic signed [2:0] B;
15     logic [2:0] opcode;
16     wire [15:0] leds;
17     wire signed [5:0] out;
18
19 modport DUT (
20     input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
21     output leds, out
22 );
23
24 modport TEST (
25     output clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
26     input leds, out
27 );
28
29 endinterface

```

2.4 alsu_env

```

1  package alsu_env_pkg;
2  import alsu_driver_pkg::*;
3  import uvm_pkg::*;
4  'include "uvm_macros.svh"
5
6      class alsu_env extends uvm_env;
7          'uvm_component_utils(alsu_env)
8
9          alsu_driver driver;
10
11      function new (string name = "alsu_env", uvm_component parent = null);
12      super.new(name,parent);
13      endfunction
14
15      function void build_phase(uvm_phase phase);
16      super.build_phase(phase);
17      driver = alsu_driver::type_id::create("driver",this);
18      endfunction
19
20      endclass : alsu_env
21
22 endpackage

```

2.5 alsu_driver

```

1  package alsu_driver_pkg;
2
3  import uvm_pkg::*;
4  'include "uvm_macros.svh"
5
6      class alsu_driver extends uvm_driver;
7          'uvm_component_utils(alsu_driver)
8

```

```

9     virtual alsu_if alsu_driver_vif;
10
11     function new(string name = "alsu_driver", uvm_component parent = null);
12         super.new(name, parent);
13     endfunction
14
15     function void build_phase(uvm_phase phase);
16         super.build_phase(phase);
17         if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_driver_vif)) begin
18             `uvm_fatal("NOVIF", "Virtual interface alsu_driver_vif was not found in the configuration database")
19         end
20     endfunction
21
22     task run_phase(uvm_phase phase);
23         phase.raise_objection(this);
24
25
26         alsu_driver_vif.rst = 1;          // Assert reset
27         repeat (2) @(posedge alsu_driver_vif.clk); // Wait for a couple of clock cycles
28         alsu_driver_vif.rst = 0;          // Deassert reset
29
30
31         repeat (100) begin
32             alsu_driver_vif.A            = $random;
33             alsu_driver_vif.B            = $random;
34             alsu_driver_vif.opcode       = $random;
35             alsu_driver_vif.cin          = $random;
36             alsu_driver_vif.red_op_A     = $random;
37             alsu_driver_vif.red_op_B     = $random;
38             alsu_driver_vif.bypass_A     = $random;
39             alsu_driver_vif.bypass_B     = $random;
40             alsu_driver_vif.direction   = $random;
41             alsu_driver_vif.serial_in    = $random;
42
43             // Wait for the next positive clock edge
44             @(posedge alsu_driver_vif.clk);
45         end
46
47         phase.drop_objection(this);
48     endtask
49
50 endclass
51 endpackage

```




Figure 2: simulation waveform

```

# Loading work.top(fast)
# Loading work.alsu_if(fast__2)
# Loading work.ALSU(fast)
# ** Warning: (vsim-8637) A modport ('DUT') should not be used in a hierarchical path.
#   Time: 0 ns   Iteration: 0   Instance: /top File: top_module.sv Line: 27
# Loading /usr/local/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# -----
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# -----
#
# ***** IMPORTANT RELEASE NOTES *****
#
# You are using a version of the UVM library that has been compiled
# with `UVM_NO_DEPRECATED undefined.
# See http://www.eda.org/svdb/view.php?id=3313 for more details.
#
# You are using a version of the UVM library that has been compiled
# with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
# See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
# (Specify +UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test alsu_test...
# UVM_INFO alsu_test.sv(30) @ 100: uvm_test_top [run_phase] Inside the ALSU test.
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 203: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]    2
# [RNTST]        1
# [TEST_DONE]    1
# [run_phase]    1
# ** Note: $finish : /usr/local/questasim/linux_x86_64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#   Time: 203 ns   Iteration: 57   Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /usr/local/questasim/linux_x86_64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
VSIM2>

```

Figure 3: Transcript : all test cases passed

3 Part 3

3.1 top_module

```

1 import alsu_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 `include "alsu_if.sv"
5
6 module top();
7     bit clk;
8
9     initial begin
10         forever
11             #1 clk = ~clk;
12     end
13
14     alsu_if alsuif (clk);
15
16     ALSU #(.INPUT_PRIORITY("A"), .FULL_ADDER("ON")) DUT (
17         .clk      (alsuif.DUT.clk),
18         .cin      (alsuif.DUT.cin),
19         .rst      (alsuif.DUT.rst),
20         .red_op_A  (alsuif.DUT.red_op_A),
21         .red_op_B  (alsuif.DUT.red_op_B),
22         .bypass_A  (alsuif.DUT.bypass_A),
23         .bypass_B  (alsuif.DUT.bypass_B),
24         .direction (alsuif.DUT.direction),
25         .serial_in (alsuif.DUT.serial_in),
26         .opcode    (alsuif.DUT.opcode),
27         .A         (alsuif.DUT.A),
28         .B         (alsuif.DUT.B),
29         .leds      (alsuif.DUT.leds),
30         .out       (alsuif.DUT.out)
31     );
32
33     initial begin
34         uvm_config_db#(virtual alsu_if)::set(null, "uvm_test_top", "ALSU_VIF", alsuif);
35         run_test("alsu_test");
36     end
37 endmodule

```

3.2 alsu_test

```

1 package alsu_test_pkg;
2 import alsu_env_pkg::*;

```

```

3 import alsu_config_obj_pkg::*;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6
7 class alsu_test extends uvm_test;
8     `uvm_component_utils(alsu_test)
9
10    alsu_env env;
11    alsu_config_obj alsu_config_obj_test;
12
13    function new (string name = "alsu_test", uvm_component parent = null);
14        super.new(name,parent);
15    endfunction
16
17    function void build_phase(uvm_phase phase);
18        super.build_phase(phase);
19
20        alsu_config_obj_test = alsu_config_obj::type_id::create("alsu_config_obj_test");
21
22        if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_config_obj_test.alsu_config_vif))
23            `uvm_fatal("NOVIF", "Virtual interface alsu_test_vif was not found in the configuration database");
24
25        uvm_config_db#(alsu_config_obj)::set(this, "*", "CFG", alsu_config_obj_test);
26
27        env = alsu_env::type_id::create("env",this);
28    endfunction
29
30    task run_phase(uvm_phase phase);
31        super.run_phase(phase);
32        phase.raise_objection(this);
33        #100; `uvm_info("run_phase", "Inside the ALSU test.", UVM_MEDIUM);
34        phase.drop_objection(this);
35    endtask : run_phase
36
37 endclass : alsu_test
38
39 endpackage

```

3.3 alsu_if

```

1 interface alsu_if (
2     input bit clk
3 );
4
5     logic rst;
6     logic cin;
7     logic red_op_A;
8     logic red_op_B;
9     logic bypass_A;
10    logic bypass_B;
11    logic direction;
12    logic serial_in;
13    logic signed [2:0] A;
14    logic signed [2:0] B;
15    logic [2:0] opcode;
16    wire [15:0] leds;
17    wire signed [5:0] out;
18
19 modport DUT (
20     input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
21     output leds, out
22 );
23
24 modport TEST (
25     output clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
26     input leds, out
27 );
28
29 endinterface

```

3.4 alsu_env

```

1 package alsu_env_pkg;
2 import alsu_driver_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6 class alsu_env extends uvm_env;
7     `uvm_component_utils(alsu_env)
8
9     alsu_driver driver;
10
11    function new (string name = "alsu_env", uvm_component parent = null);
12        super.new(name,parent);
13    endfunction
14
15    function void build_phase(uvm_phase phase);
16        super.build_phase(phase);
17        driver = alsu_driver::type_id::create("driver",this);
18    endfunction
19
20 endclass : alsu_env
21
22 endpackage

```

3.5 alsu_driver


```

1 package alsu_driver_pkg;
2
3 import uvm_pkg::*;
4 import alsu_config_obj_pkg::*;
5 `include "uvm_macros.svh"
6
7 class alsu_driver extends uvm_driver;
8     `uvm_component_utils(alsu_driver)
9
10    virtual alsu_if alsu_driver_vif;
11    alsu_config_obj alsu_config_obj_driver;
12
13    function new(string name = "alsu_driver", uvm_component parent = null);
14        super.new(name, parent);
15    endfunction
16
17    function void build_phase(uvm_phase phase);
18        super.build_phase(phase);
19        if (!uvm_config_db#(alsu_config_obj)::get(this, "", "CFG", alsu_config_obj_driver)) begin
20            `uvm_fatal("NOVIF", "Virtual interface alsu_driver_vif was not found in the configuration database")
21        end
22    endfunction
23
24    function void connect_phase(uvm_phase phase);
25        super.connect_phase(phase);
26        alsu_driver_vif = alsu_config_obj_driver.alsu_config_vif;
27    endfunction
28
29
30    task run_phase(uvm_phase phase);
31        phase.raise_objection(this);
32
33
34        alsu_driver_vif.rst = 1;          // Assert reset
35        repeat (2) @(posedge alsu_driver_vif.clk); // Wait for a couple of clock cycles
36        alsu_driver_vif.rst = 0;          // Deassert reset
37
38
39        repeat (100)begin
40            alsu_driver_vif.A           = $random;
41            alsu_driver_vif.B           = $random;
42            alsu_driver_vif.opcode      = $random;
43            alsu_driver_vif.cin         = $random;
44            alsu_driver_vif.red_op_A    = $random;
45            alsu_driver_vif.red_op_B    = $random;
46            alsu_driver_vif.bypass_A    = $random;
47            alsu_driver_vif.bypass_B    = $random;
48            alsu_driver_vif.direction  = $random;
49            alsu_driver_vif.serial_in   = $random;
50
51            // Wait for the next positive clock edge
52            @(posedge alsu_driver_vif.clk);
53        end
54
55        phase.drop_objection(this);
56    endtask
57
58 endclass
59 endpackage

```

3.6 alsu_config_obj

```

1 package alsu_config_obj_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6 class alsu_config_obj extends uvm_object;
7     `uvm_object_utils(alsu_config_obj)
8
9    virtual alsu_if alsu_config_vif;
10
11    function new (string name = "alsu_config_obj");
12        super.new(name);
13    endfunction
14
15 endclass
16
17 endpackage

```

```

# Loading work.top(fast)
# Loading work.alsu_if(fast__2)
# Loading work.ALSU(fast)
# ** Warning: (vsim-8637) A modport ('DUT') should not be used in a hierarchical path.
# Time: 0 ns Iteration: 0 Instance: /top File: top_module.sv Line: 27
# Loading /usr/local/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
#
#-----
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
#-----
#
# ***** IMPORTANT RELEASE NOTES *****
#
# You are using a version of the UVM library that has been compiled
# with `UVM_NO_DEPRECATED undefined.
# See http://www.eda.org/svdb/view.php?id=3313 for more details.
#
# You are using a version of the UVM library that has been compiled
# with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
# See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
# (Specify +UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test alsu_test...
# UVM_INFO alsu_test.sv(33) @ 100: uvm_test_top [run_phase] Inside the ALSU test.
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 203: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 5
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [run_phase] 1
# ** Note: $finish : /usr/local/questasim/linux_x86_64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 203 ns Iteration: 57 Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /usr/local/questasim/linux_x86_64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430

```

VSIM2>

Figure 4: Transcript




Figure 5: simulation waveform

note : in top module i put interface as hierarchical for simplicity to not change design code only