Assignment 2 EXTRA

Digital Design Verification

Contents

1	Q1: 1.1	2-State Array 1. Testbench	2
2		\mathbf{ALU}	2
	2.1	1. Testbench code	2
	2.2	2. Package code	4
	2.3	3. Design code	6
		4. Bug Fixes	
	2.5	5. Verification Plan	7
	2.6	6. Do File	8
	2.7	7. Coverage Report	8
	2.8	8. Waveform	14
3	Q3:	FSM_010	15
	3.1	1. Testbench code 2. Package code	15
	3.2	2. Package code	17
	3.3	3. Design code	17
	3.4	4. Golden model code	18
	3.5	5. Bug Fixes	20
	3.6	6. Verification Plan	20
		7. Do File	
		7. Coverage Report	
	3.9	8 Waveform	24

1 Q1: 2-State Array

1.1 1. Testbench

```
module two_state_array;
     //----
     // Declare 2-state array
     //===========
     bit [11:0] my_array [0:3];
8 initial begin
    //-----
     // initialize array elements
     //-----
11
     my_array[0] = 12'h012;
    my_array[1] = 12'h345;
13
    my_array[2] = 12'h678;
14
     my_array[3] = 12'h9AB;
     //===========
17
     // print my_array using foreach
     //----
     foreach(my_array[i])
       display("print_my_array_using_foreach_:_my_array[%0d][5:4]_=_%0b",i,my_array[i][5:4]);
     //----
23
24
     // print my_array using for loop
     25
     for(int i = 0 ;i < $size(my_array,1) ;i++)</pre>
26
        $display("print_{\sqcup}my_{\_}array_{\sqcup}using_{\sqcup}for_{\sqcup}loop_{\sqcup}:_{\sqcup}my_{\_}array[\%0d][5:4]_{\sqcup}=_{\sqcup}\%0b",i,my_{\_}array[i][5:4]);
28 end
30 endmodule
                                 VSIM 4> run -all
                                 # print my array using foreach : my array[0][5:4] = 1
                                 # print my array using foreach : my array[1][5:4] = 0
                                 # print my array using foreach : my array[2][5:4] = 11
                                 # print my array using foreach : my array[3][5:4] = 10
                                 # print my_array using for loop : my_array[0][5:4] = 1
                                 # print my array using for loop : my array[1][5:4] = 0
                                 # print my array using for loop : my array[2][5:4] = 11
                                 # print my_array using for loop : my_array[3][5:4] = 10
```

Figure 1: Transcript : all test cases passed

2 Q2: ALU

2.1 1. Testbench code

```
1 'timescale 1ns/1ps
3 import ALSU_pkg::*;
  module ALSU_tb;
    // -----
   // Testbench signals
    logic clk;
   logic rst;
   logic cin;
   logic red_op_A;
13
  logic red_op_B;
   logic bypass_A;
15
    logic bypass_B;
16
    logic direction;
   logic serial_in;
logic signed [2:0] A;
   logic signed [2:0] B;
    logic [2:0]
                      opcode;
    wire [15:0]
22
    wire signed [5:0] out;
23
    // -----
    // DUT instantiation
26
27
28
    ALSU #(
      .INPUT_PRIORITY("A"),
29
      .FULL_ADDER("ON")
30
    ) dut (
31
      .clk
                  (clk),
32
      .rst
33
                  (rst),
                  (cin),
34
      .cin
      .red_op_A
                 (red_op_A),
35
                  (red_op_B),
      .red_op_B
36
      .bypass_A
                 (bypass_A),
37
      .bypass_B
                  (bypass_B),
38
      .direction
                  (direction),
39
40
      .serial_in (serial_in),
      . A
                  (A),
41
      .В
                  (B),
```

```
.opcode
                    (opcode),
                    (leds),
44
        .leds
                     (out)
        .out
48
      // Create an object for random stimulus
49
      // -----
      alsu_rand_class stim;
51
      // Clock & reset generation
54
55
      initial begin
56
           clk = 0;
57
            forever begin
               #5 clk = clk;
59
               stim.clk = clk;
60
62
      // -----
63
      // reset task
      task do_reset();
66
        rst = 1;
        #10;
        // Check result against a golden model
69
          golden_model(
            rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
71
72
            direction, opcode
         );
        #10;
        rst = 0;
      endtask
      // Golden model for reference
    task golden_model(
        input logic rst,
        input logic signed [2:0] A, B,
83
        input logic cin, serial_in, red_op_A, red_op_B,
        input logic bypass_A, bypass_B, direction,
        input logic [2:0] opcode
86
87 );
88
        logic signed [5:0] expected_out;
89
        logic [15:0] expected_leds;
91
        logic invalid_red_op, invalid_opcode, invalid;
92
        // Invalid condition handling
94
        invalid_red_op = (red_op_A | red_op_B) & (opcode[1] | opcode[2]);
95
        invalid_opcode = opcode[1] & opcode[2];
        invalid = invalid_red_op | invalid_opcode;
97
        if(rst) begin
99
           expected_out = 0;
100
           expected_leds = 0;
101
        end else begin
102
          if (invalid)
103
            expected_leds = ~expected_leds;
104
105
          else
            expected_leds = 0;
106
107
108
109
        if (bypass_A && bypass_B)
110
        <code>expected_out = ("A" == "A")</code> ? A : B; // INPUT_PRIORITY is "A"
111
        else if (bypass_A)
112
        expected_out = A;
113
        else if (bypass_B)
114
        expected_out = B;
115
        else if (invalid)
116
        expected_out = 0;
117
        else begin
118
119
        case (opcode)
            3'hO: begin // OR or Reduction OR
120
                if (red_op_A && red_op_B)
121
                    expected_out = ("A" == "A") ? |A : |B;
                else if (red_op_A)
123
                    expected_out = |A;
124
125
                else if (red_op_B)
                    expected_out = |B;
126
127
                    expected_out = A | B;
128
            end
129
            3'h1: begin // XOR or Reduction XOR
130
131
                if (red_op_A && red_op_B)
                    expected_out = ("A" == "A") ? ^A : ^B;
132
                else if (red_op_A)
133
134
                    expected_out = ^A;
                else if (red_op_B)
135
                    expected_out = ^B;
136
                else
137
                    expected_out = A ^ B;
138
            end
139
            3'h2: expected_out = A + B; // ADD
140
            3'h3: expected_out = A * B; // MUL
141
142
            3'h4: begin // SHIFT
```

```
if (direction)
143
                    expected_out = {expected_out[4:0], serial_in};
144
145
                    expected_out = {serial_in, expected_out[5:1]};
147
            end
            3'h5: begin // ROTATE
148
                if (direction)
149
                    expected_out = {expected_out[4:0], expected_out[5]};
150
                    expected_out = {expected_out[0], expected_out[5:1]};
152
153
            end
            default: expected_out = 0;
154
155
        endcase
156
        end
157
        // Wait another clock so the output is stable
158
159
        @(posedge clk);
        #1;
160
161
        if ( (out != expected_out) && (leds != expected_leds)) begin
162
            $error("[ALSU] | Mismatch | with | golden | model: | opcode=%0b. | out=%0d, | expected_out=%0d",
163
                    opcode, out, expected_out);
        end
165
166
168
      // -----
169
170
      // Test/Stimulus
171
      initial begin
172
173
        stim = new();
174
175
        do_reset(); // start in reset
176
177
178
        for (int i = 0; i < 200; i++) begin</pre>
179
180
181
          // Randomize with constraints
182
          if(!(stim.randomize())) begin
             $error("Randomization in failed!");
183
             $finish;
184
185
          end
186
         // Drive signals
         rst = stim.rst;
188
                     = stim.cin;
          cin
189
          red_op_A = stim.red_op_A;
190
          red_op_B = stim.red_op_B;
191
          bypass_A
                    = stim.bypass_A;
192
                    = stim.bypass_B;
193
          {	t bypass\_B}
          direction = stim.direction;
194
195
          serial_in = stim.serial_in;
196
          opcode
                    = stim.opcode;
                    = stim.A;
197
          Α
                     = stim.B;
198
199
          // Wait a clock for inputs to be sampled
200
          @(posedge clk);
201
202
          // Check result against a golden model
203
          golden_model(
204
            rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
205
            direction, opcode
206
207
208
209
210
        $display("ALSU_test_completed");
211
        $finish;
212
      end
213
214
215 endmodule
   2.2 2. Package code
 package ALSU_pkg;
     // -----
      ^{\prime\prime} 1) Define the opcodes (including invalids)
      // -----
      typedef enum logic [2:0] {
                = 3'h0, // 000
        OR_O
        XOR_1
                   = 3'h1, // 001
                  = 3'h2, // 010
= 3'h3, // 011
        ADD_2
        MUL_3
10
```

```
SHIFT_4 = 3'h4, // 100
ROTATE_5 = 3'h5, // 101
INVALID_6 = 3'h6, // 110
11
12
        INVALID_7 = 3'h7 // 111
13
     } opcode_e;
15
16
      // 2) 3-bit signed range is -4 .. +3
17
18
      localparam logic signed [2:0] MAXNEG = -4; // 3'b100
19
      localparam logic signed [2:0] ZERO = 0;
      localparam logic signed [2:0] MAXPOS = 3; // 3'b011
21
22
        class alsu_rand_class;
23
```

```
// Randomizable DUT inputs
// -----
bit
                      clk;
rand bit
rand bit
                     cin;
                      red_op_A;
rand bit
rand bit
                       red_op_B;
rand bit
                       bypass_A;
rand bit
                       bypass_B;
rand bit
                       direction;
rand bit
                       serial_in;
rand opcode_e
                       opcode;
rand logic signed [2:0] A;
rand logic signed [2:0] B;
// Constraints from specification
// -----
// (a) Make RESET happen with a low probability
constraint c_reset_low_prob {
 rst dist { 0 := 95, 1 := 5 };
// (b) For ADD or MUL, pick corner values of A,B more often
       (MAXNEG, ZERO, MAXPOS) than the other possibilities.
       Weighted distribution is used here.
constraint c_adder_mult_corner {
   if (opcode inside {ADD_2, MUL_3}) {
       A dist { MAXNEG := 5, ZERO := 5, MAXPOS := 5, [-3:-1] := 1, [1:2] := 1 };
       B dist { MAXNEG := 5, ZERO := 5, MAXPOS := 5, [-3:-1] := 1, [1:2] := 1 };
   }
}
// (c) If opcode=OR or XOR and red_op_A=1, then A has exactly one bit set
// and B is 0 .
constraint c_red_opA_onebit {
  if ((opcode==OR_O || opcode==XOR_1) && red_op_A==1) {
    // Force B to be 0 or near 0
    B == 0;
   // A has exactly 1 bit set in its 3 bits:
    A dist \{1:=5, 2:=5, MAXNEG:=5, MAXPOS:=1, [-3:0]:=1\};
 }
}
// (d) Similarly, if opcode=OR or XOR and red_op_B=1, then B has exactly one bit set
// and A is 0.
constraint c_red_opB_onebit {
  if ((opcode==OR_O || opcode==XOR_1) && red_op_B==1) {
    B dist \{1:=5, 2:=5, MAXNEG:=5, MAXPOS:=1, [-3:0]:=1\};
 }
}
// (e) Invalid cases (opcode=6 or 7, or red_op_X=1 for non-OR/XOR)
      should occur *less* frequently.
       Weighted distribution on opcode:
constraint c_opcode_distribution {
  opcode dist {
    INVALID_6 := 1,
    INVALID_7 := 1,
    OR_O
              := 5,
    XOR_1
              := 5,
    ADD_2
              := 5,
    MUL_3
              := 5,
    SHIFT_4
              := 5,
    ROTATE_5
             := 5
 };
}
// (f) For red_op_A/B, require them to be 0 if opcode in {ADD_2, MUL_3, SHIFT_4, ROTATE_5}
// except for a small chance to produce the invalid scenario:
constraint c_red_op_non_orxor {
  if (opcode inside {ADD_2, MUL_3, SHIFT_4, ROTATE_5}) {
    (red_op_A == 0) dist {0:=95, 1:=5};
    (red_op_B == 0) dist {0:=95, 1:=5};
  }
constraint c_red_op_orxor {
  if (opcode inside {XOR_1, OR_0}) {
         {red_op_A, red_op_B} dist {2'b00 :/ 5, 2'b01 :/ 10, 2'b10 :/ 10, 2'b11 :/ 75};
  }
}
// (g) bypass_A and bypass_B should be disabled most of the time
constraint c_bypass_dist {
    bypass_A dist {0:=3,1:=1};
    bypass_B dist {0:=3,1:=1};
}
// (h) If SHIFT or ROTATE, do not constrain A,B.
       (No explicit constraint needed => they can be anything.)
// -----
```

30

31

32

33

35

36 37

38

39

41

42

43 44

45

46

47 48 49

50

51 52

53

54

55

56

58 59 60

61

62

63

64

65

67

68

70 71

72

73

74 75

76

77

78

79 80

81

82

83

84

85

87

88 89

90

91

93

94

95 96

97

99

100 101

102

103

105

106

107

108

109

110

112 113

114 115

116 117

118

```
// Coverage points
125
126
           covergroup cg @(posedge clk);
127
             coverpoint rst;
128
129
             coverpoint cin;
             coverpoint red_op_A;
130
             coverpoint red_op_B;
131
132
             coverpoint bypass_A;
             coverpoint bypass_B;
133
             coverpoint opcode;
134
                 coverpoint direction;
135
                 coverpoint serial_in;
136
137
                 coverpoint A;
138
                 coverpoint B;
139
           endgroup
140
               // constructor
141
           function new();
142
143
             cg = new();
           endfunction
144
145
        endclass
147
148
150 endpackage
    2.3 3. Design code
 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
 parameter INPUT_PRIORITY = "A";
 3 parameter FULL_ADDER = "ON";
 4 input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
 5 input [2:0] opcode;
    input signed [2:0] A, B;
    output reg [15:0] leds;
 8 output reg signed [5:0] out;
{\tt reg} \ \ {\tt red\_op\_A\_reg} \ , \ \ {\tt red\_op\_B\_reg} \ , \ \ {\tt bypass\_B\_reg} \ , \ \ {\tt direction\_reg} \ , \ \ {\tt serial\_in\_reg} \ ;
reg signed cin_reg;
   reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
 20 assign invalid = invalid_red_op | invalid_opcode;
 //Registering input signals
    always @(posedge clk or posedge rst) begin
 23
      if(rst) begin
         cin_reg <= 0;</pre>
         red_op_B_reg <= 0;</pre>
         red_op_A_reg <= 0;</pre>
         bypass_B_reg <= 0;</pre>
 28
         bypass_A_reg <= 0;</pre>
 29
         direction_reg <= 0;</pre>
         serial_in_reg <= 0;
 31
         opcode_reg <= 0;
         A_reg <= 0;
 33
 34
         B_reg <= 0;
      end else begin
         cin_reg <= cin;</pre>
         red_op_B_reg <= red_op_B;</pre>
37
         red_op_A_reg <= red_op_A;</pre>
         bypass_B_reg <= bypass_B;</pre>
 39
         bypass_A_reg <= bypass_A;</pre>
 40
         direction_reg <= direction;</pre>
 41
         serial_in_reg <= serial_in;</pre>
42
         opcode_reg <= opcode;</pre>
         A_reg <= A;
 44
         B_reg \le B;
45
47 end
49 //leds output blinking
    always @(posedge clk or posedge rst) begin
      if(rst) begin
 51
         leds <= 0;
 52
      end else begin
 53
           if (invalid)
54
             leds <= ~leds;</pre>
           else
 56
             leds <= 0;
 57
 58
      end
59 end
 61 //ALSU output processing
    always @(posedge clk or posedge rst) begin
 62
      if(rst) begin
 63
 64
        out <= 0;
      end
 65
      else begin
 66
        if (bypass_A_reg && bypass_B_reg)
 67
           out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
 68
        else if (bypass_A_reg)
 69
          out <= A_reg;
 70
        else if (bypass_B_reg)
```

```
out <= B_reg;
        else if (invalid)
           out <= 0;
        else begin
            case (opcode)
              3'h0: begin
                if (red_op_A_reg && red_op_B_reg)
                  out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;</pre>
                else if (red_op_A_reg)
                  out <= |A_reg;
                else if (red_op_B_reg)
                  out <= |B_reg;
                else
                  out <= A_reg | B_reg;
              end
              3'h1: begin
                if (red_op_A_reg && red_op_B_reg)
                  out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
                else if (red_op_A_reg)
                  out <= ^A_reg;
                else if (red_op_B_reg)
                  out <= ^B_reg;
                else
                  out <= A_reg ^ B_reg;</pre>
              3'h2: out <= A_reg + B_reg;
              3'h3: out <= A_reg * B_reg;
              3'h4: begin
                if (direction_reg)
                  out <= {out[4:0], serial_in_reg};</pre>
                else
                  out <= {serial_in_reg, out[5:1]};</pre>
              end
              3'h5: begin
                if (direction_reg)
                  out <= {out[4:0], out[5]};
                else
                  out <= {out[0], out[5:1]};
            endcase
        end
     end
114 end
116 endmodule
```

2.4 4. Bug Fixes

72

73

74 75

76

77 78

79

80 81

82

83 84

85

86

88

89

91

92

94

95 96

97

98

99

100

101

102

103 104

105

106 107

108

109 110 111

112 113

115

no bugs except cin_reg is one bit not two bits

2.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
$ALSU_{-1}$	When the reset is as-	- Directed reset at the start	- Covergroup in	- The testbench checks that
	serted, the outputs	of simulation via do_reset()	alsu_rand_class tracks	when rst is high, out is
	should be low.	Randomized afterward using	rst transitions Ensures	driven to 0 and leds is 0
		constraint c_reset_low_prob (5%	we observe enough reset	(or blinking is suppressed).
		chance of reset $=1$).	assertions for coverage.	- Invokes golden_model() to
				confirm.
ALSU_2	In the absence of in-	- Randomize opcode under	- The coverage group	- After each random trans-
	valid cases, when op-	c_opcode_distribution so that	tracks opcode, A, B, and	action, the testbench calls
	code is ADD, the output	ADD (3'h2) appears frequently.	cin to ensure corner cases	golden_model() to confirm
	should perform addition	- Corner-case inputs for A and	(MAXNEG, ZERO, MAX-	out == A + B (plus cin
	on ports A and B, tak-	B under c_adder_mult_corner	POS) are exercised	if relevant) Errors are
	ing cin if FULL_ADDER	(favor $-4,0,3$) red_op_A and	Also measures how often	flagged if out differs from
	is on.	red_op_B are mostly 0 to avoid	ADD vs. other operations	the expected sum.
		invalid conditions.	appear.	

Table 1: Verification Plan

2.6 6. Do File

```
vlib work
vlog \ ALSU\_pkg.sv \ ALSU\_v \ ALSU\_tb.sv \ +cover \ -covercells
vsim\ -voptargs\!\!=\!\!+acc\ work.ALSU\_tb\ -cover
add wave *
coverage \ save \ ALSU\_tb.ucdb - onexit
\operatorname{run} - \operatorname{all}
# to run do file
— do run.txt
to execute coverage report
-- \ \ vcover \ \ report \ \ \overline{ALSU\_tb.ucdb} \ -details \ -annotate \ -all \ \ -output \ \ coverage\_rpt.txt \ \ -du\!\!=\!\!ALSU
```

 $-- \ \ vcover \ \ report \ -details \ -cvg \ -output \ \ ALSU_coverage_report.txt \ \ ALSU_tb.ucdb$

2.7 7. Coverage Report

— Des	sign Unit:	work	. ALSU						=
	Coverage :			В	Bins	Hits	Misses	Coverage	=
	anches				32	32	0	100.00%	
				Bra	nch D	etails====			
Branch	Coverage	for D	esign	Unit wor	k . ALS	U			
Lin	ıe	Item				Count	Source		
File	ALSU . v								
24					–IF B	$\frac{\mathrm{branch}}{402}$	Count	coming in to IF	_
$\frac{24}{35}$		1 1				28		st) begin	
	totals: 2	_	of 2	branches	= 10	$374\\0.00\%$	ena	else begin	
51					–IF B	ranch————————————————————————————————————	Count	coming in to IF	-
51		1				43	if(r	st) begin	
53 Branch	totals: 2	1 2 hits	of 2	branches	= 10	$374\\0.00\%$	end	else begin	
					–IF B	ranch			_
$54 \\ 54$		1				374		coming in to IF	
56		1 1				$\begin{array}{c} 279 \\ 95 \end{array}$		if (invalid) else	
Branch	totals: 2	2 hits	of 2	branches	= 10	0.00%			
63					–IF B	ranch————————————————————————————————————	Count	coming in to IF	_
63 66		1 1				$\frac{28}{356}$	if(r	st) begin	
	totals: 2		of 2	branches	= 10		erse	begin	
					–IF B	ranch			-
$\frac{67}{67}$		1				$\begin{array}{c} 356 \\ 15 \end{array}$		coming in to IF (bypass_A_reg && bypass_	ass_B_reg
69 71		1				77 46	e1	se if (bypass_A_reg) se if (bypass_B_reg)	
73		1				156		se if (bypass_B_reg) se if (invalid)	
75 Branch	totals: 5	1	of 5	branches	- 10	62	el	se begin	
Dianch	totais.	nits	01 5	branches					
76					–CASE	Branch—— 62	Count	coming in to CASE	
77		1				17		3, h0: begin	
$\frac{87}{97}$		1				$\begin{array}{c} 18 \\ 6 \end{array}$		3'h1: begin 3'h2: out <= A_reg	+ B reg:
98		1				7		$3'h3: out <= A_reg$	
$\frac{99}{105}$:	1 1				5 8		3'h4: begin 3'h5: begin	
100	•	1				1	All Fa	alse Count	
Branch	totals: 7	hits	of 7	branches	= 10	0.00%			
78					–IF B	ranch————————————————————————————————————	Count	coming in to IF	_
78		1				3	Count	if (red_op_A_reg	
80		1				5		else if (red_op_	
82 84		1 1				$\frac{2}{7}$		else if (red_op_ else	.D_reg)
	totals: 4	hits	of 4	branches	= 10	0.00%			
88					–IF B	ranch	Co t	goming in to IE	_
88 88		1				18 1	Count	coming in to IF if (red_op_A_reg	; && red_op_B_re
90		1				5		else if (red_op_	A_reg
$\frac{92}{94}$		1 1				5 7		else if (red_op_ else	.b_reg)

 $1 \quad ((red_op_A_reg \mid red_op_B_reg) \& (opcode_reg[1] \mid opcode_reg[2]))$

 Hint

Line

18 Item

Input Term

red_op_A_reg red_op_B_reg

Expression totals: 4 of 4 input terms covered = 100.00%

Y

Y

Covered Reason for no coverage

```
opcode_reg[1]
                         Y
                         Y
  opcode_reg[2]
                        FEC Target
                  Hits
                                                Non-masking condition(s)
     Rows:
                        red_op_A_reg_0
                                                                    opcode_reg[2]) && ~red_op_B_reg)
 Row
        1:
                     1
                                                ((opcode_reg[1]
                                                                    opcode_reg[2]) && ~red_op_B_reg)
                                                ((opcode_reg[1]
                        red_op_A_reg_1
 Row
        2:
                                                                    opcode_reg[2]) && ~red_op_A_reg)
                        red_op_B_reg_0
                                                ((opcode_reg[1]
        3:
 Row
                                                                   opcode_reg[2]) && ~red_op_A_reg)
                                                ((opcode_reg[1]
 Row
        4:
                        red_op_B_reg_1
                     1
                        opcode_reg[1]_0
                                                ((red_op_A_reg)
                                                                  red_op_B_reg) && ~opcode_reg[2])
 Row
        5:
                     1
                        opcode_reg[1]_1
                                                                  red_op_B_reg) && ~opcode_reg[2])
        6:
                                                ((red_op_A_reg
 Row
                                                                  red_op_B_reg) && ~opcode_reg[1])
                        opcode_reg[2]_0
                                                ((red_op_A_reg
 Row
        7:
                     1
                                                                  red_op_B_reg) && ~opcode_reg[1])
                        opcode_reg[2]_1
                                                ((red_op_A_reg
 Row
        8:
                     1
                -Focused Expression View-
           19 Item
                      1 (\operatorname{opcode\_reg}[1] \& \operatorname{opcode\_reg}[2])
Line
Expression totals: 2 of 2 input terms covered = 100.00\%
                            Reason for no coverage
     Input Term
                   Covered
                                                        Hint
  opcode_reg[1]
                         Y
  opcode_reg[2]
                         Y
     Rows:
                  Hits
                        FEC Target
                                                Non-masking condition(s)
 Row
        1:
                     1
                        opcode_reg[1]_0
                                                opcode_reg[2]
                                                opcode_reg[2]
 Row
        2:
                        opcode_reg[1]_1
                        opcode_reg[2]_0
 Row
        3:
                                                opcode_reg[1]
                     1
                        opcode_reg[2]_1
 Row
        4:
                     1
                                                opcode_reg[1]
                 -Focused Expression View-
                       1 (invalid_red_op | invalid_opcode)
Line
           20 Item
Expression totals: 2 of 2 input terms covered = 100.00%
      Input Term
                    Covered Reason for no coverage
                                                         Hint
  invalid_red_op
                          Y
  invalid_opcode
                          Y
                        FEC Target
                                                Non-masking condition(s)
     Rows:
                  _{
m Hits}
 Row
        1:
                     1
                        invalid_red_op_0
                                                ~invalid_opcode
                        invalid_red_op_1
                                                ~invalid_opcode
 Row
        2:
                                                ~invalid_red_op
 Row
        3:
                        invalid_opcode_0
 Row
        4:
                        invalid_opcode_1
                                                ~invalid_red_op
Statement Coverage:
    Enabled Coverage
                                    Bins
                                               Hits
                                                                Coverage
                                                        _{
m Misses}
    Statements
                                      48
                                                 48
                                                             0
                                                                 100.00\%
                                 =Statement Details=
```

Statement Coverage for Design Unit work.ALSU —

Line	${\rm Item}$	Count	Source
File ALSU.			
1			module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, c
2			parameter INPUT_PRIORITY = "A";
3			parameter FULL ADDER = "ON";
4			input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5			input [2:0] opcode;
6			input signed [2:0] A, B;
7			output reg [15:0] leds;
8			output reg signed [5:0] out;
9			
10			reg_red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in
11			reg signed cin_reg;
12			reg [2:0] opcode_reg;
13			reg signed [2:0] A_reg, B_reg;
14			
15			wire invalid_red_op , invalid_opcode , invalid;
16			
17			//Invalid handling
18	1	177	$assign\ invalid_red_op = (red_op_A_reg\ \ red_op_B_reg)\ \&\ (opcode_reg\ [1]\ \ opcode_reg$
19	1	167	assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20	1	89	assign invalid = invalid_red_op invalid_opcode;
21			
22			//Registering input signals
23	1	402	always @(posedge clk or posedge rst) begin
24			if(rst) begin
25	1	28	$\operatorname{cin}_{-}\operatorname{reg} <= 0;$
26	1	28	$red_op_B_reg <= 0;$
27	1	28	$red_op_A_reg <= 0;$
28	1	28	$bypass_B_reg \ll 0;$
29	1	28	$bypass_Areg \le 0;$
30	1	28	$direction_{reg} \le 0;$
31	1	28	$serial_in_reg <= 0;$
32	1	28	$opcode_reg \le 0;$

 $A_reg \ll 0;$

```
1
                                                   28
    34
                                                                 B_reg \ll 0;
                                                              end else begin
    35
    36
                      1
                                                  374
                                                                 cin_reg <= cin;
                                                  374
                                                                 red_op_B_reg <= red_op_B;</pre>
    37
                      1
                                                                 red_op_A_reg <= red_op_A;
                                                  374
    38
                      1
                                                  374
                                                                 bypass_B_reg <= bypass_B;
    39
                      1
                                                  374
                                                                 bypass_A_reg <= bypass_A;
    40
                      1
                                                  374
    41
                      1
                                                                 direction_reg <= direction;
                      1
                                                  374
                                                                 serial_in_reg <= serial_in;
    42
                                                  374
                      1
                                                                 opcode_reg <= opcode;
    43
                                                  374
                                                                 A_reg \ll A;
    44
                      1
                                                  374
                      1
                                                                 B_reg \ll B;
    45
    46
                                                             end
                                                           end
    47
    48
                                                           //leds output blinking
    49
                      1
                                                  417
                                                           always @(posedge clk or posedge rst) begin
    50
                                                              if (rst) begin
    51
                      1
    52
                                                   43
                                                                 leds \ll 0;
                                                              end else begin
    53
                                                                  if (invalid)
    54
                      1
                                                  279
                                                                    leds <= ~\tilde{} leds;
    55
    56
                                                                  else
                      1
                                                   95
    57
                                                                     leds \ll 0;
                                                             end
    58
    59
                                                           end
    60
    61
                                                           //ALSU output processing
                      1
                                                  384
                                                           always @(posedge clk or posedge rst) begin
    62
    63
                                                              if (rst) begin
                      1
                                                   28
                                                               out \leq 0;
    64
    65
                                                              end
    66
                                                              else begin
    67
                                                                if (bypass_A_reg && bypass_B_reg)
                                                                  out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
    68
                      1
                                                   15
                                                                else if (bypass_A_reg)
    69
                                                                  out \leq A_reg;
    70
                      1
                                                   77
                                                                else if (bypass_B_reg)
    71
                                                                  out \leq B<sub>reg</sub>;
    72
                      1
                                                   46
                                                                else if (invalid)
    73
    74
                      1
                                                  156
                                                                    out \leq 0;
                                                                else begin
    75
    76
                                                                    case (opcode)
    77
                                                                       3'h0: begin
                                                                         if (red_op_A_reg && red_op_B_reg)
    78
    79
                      1
                                                    3
                                                                           out <= (INPUT_PRIORITY == "A")? | A_reg: | B_reg;
                                                                         else if (red_op_A_reg)
    80
                      1
                                                                           out \leq |A_reg|;
    81
                                                    5
                                                                         else if (red_op_B_reg)
    82
                      1
                                                    2
                                                                           out \leq |B_reg|;
    83
    84
                                                                         else
                      1
                                                     7
                                                                           out <= A_reg | B_reg;
    85
    86
                                                                       end
    87
                                                                       3'h1: begin
                                                                         if (red_op_A_reg && red_op_B_reg)
    88
    89
                      1
                                                    1
                                                                           out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
                                                                         else if (red_op_A_reg)
    90
    91
                      1
                                                    5
                                                                           out \leq ^A_reg;
                                                                         else if (red_op_B_reg)
    92
    93
                      1
                                                     5
                                                                           out \leq ^B_reg;
    94
                                                                         else
    95
                      1
                                                    7
                                                                           out \leq A_reg \hat{} B_reg;
    96
    97
                      1
                                                    6
                                                                       3'h2: out \ll A_reg + B_reg;
                                                                       3'h3: out <= A_reg * B_reg;
    98
                      1
                                                     7
    99
                                                                       3'h4: begin
    100
                                                                         if (direction_reg)
    101
                      1
                                                    1
                                                                           out \leq {out [4:0], serial_in_reg};
    102
                                                                           out \leq {serial_in_reg, out [5:1]};
    103
                      1
                                                    4
    104
    105
                                                                       3'h5: begin
    106
                                                                         if (direction_reg)
                                                    2
                      1
    107
                                                                           out \le \{out[4:0], out[5]\};
    108
    109
                      1
                                                     6
                                                                           out \leq \{ \text{out} [0], \text{ out} [5:1] \};
Toggle Coverage:
                                                                   Coverage
    Enabled Coverage
                                      Bins
                                                 Hits
                                                          _{
m Misses}
                                                                    100.00\%
    Toggles
                                       118
                                                  118
                                                                0
```

Toggle Details—

Toggle Coverage for Design Unit work.ALSU

1H -> 0L0L—>1H "Coverage" Node A[0-2]100.00 A reg[0-2]100.00 B[0-2]100.00 $B_reg[0-2]$ 100.00

$bypass_A$	1	1	100.00
bypass_A_reg	1	1	100.00
bypass_B	1	1	100.00
bypass_B_reg	1	1	100.00
cin	1	1	100.00
cin_reg	_ 1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
direction_reg	1	1	100.00
		_	
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
leds[0-15]	1	1	100.00
$\operatorname{opcode}\left[0-2\right]$	1	1	100.00
$\operatorname{opcode}_{-\operatorname{reg}}[0-2]$	1	1	100.00
out $\begin{bmatrix} 0-5 \end{bmatrix}$	1	1	100.00
red_op_A	1	1	100.00
red_op_A_reg	1	1	100.00
red_op_B	1	1	100.00
red_op_B_reg	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
serial_in_reg	1	1	100.00
serrar_in_reg	1	1	100.00

 $Toggle\ Coverage \qquad = \qquad 100.00\%\ (118\ of\ 118\ bins)$

Total Coverage By Design Unit (filtered view): 100.00%

Coverage Report by instance with details

== Instance: /ALSU_pkg == Design Unit: work.ALSU_pkg

— Design Chit. Work.11250-pkg

Covergroup Coverage:

overgroup	Metric	Goal	$_{ m Bins}$	Status
TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100		Covered
covered/total bins:	40	40	_	
missing/total bins:	0	40	_	
% Hit:	100.00%	100	_	
Coverpoint rst	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \operatorname{auto}[0]$	377	1	_	Covered
bin auto [1]	26	1	_	$\operatorname{Covered}$
Coverpoint cin	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	207	1	_	$\operatorname{Covered}$
bin auto [1]	196	1	_	$\operatorname{Covered}$
Coverpoint red_op_A	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	81	1	_	$\operatorname{Covered}$
bin auto [1]	322	1	_	$\operatorname{Covered}$
Coverpoint red_op_B	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	71	1	_	Covered
bin auto [1]	332	1	_	Covered
Coverpoint bypass_A	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto[0]	297	1	_	Covered
bin auto [1]	106	1	_	Covered
Coverpoint bypass_B	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	325	1	_	Covered
bin auto[1]	78	1	_	Covered
Coverpoint opcode	100.00%	100	_	Covered
covered/total bins:	8	8	_	~ · · · - · · ·
missing/total bins:	$\overset{\circ}{0}$	8	_	
% Hit:	100.00%	100		

107.01				~ .
bin auto [OR_0]	50	1	_	Covered
bin auto [XOR_1]	40	1	_	Covered
bin auto [ADD_2]	66	1	_	Covered
bin auto [MUL_3]	92	1	_	Covered
bin auto [SHIFT_4]	62	1	_	Covered
bin auto [ROTATE_5]	70	1	_	Covered
bin auto [INVALID_6]	10	1	_	Covered
bin auto [INVALID_7]	10	1	_	Covered
Coverpoint direction	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	227	1	_	Covered
bin auto[1]	176	1	_	Covered
Coverpoint serial_in	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	201	1	_	Covered
bin auto[1]	202	1	_	Covered
Coverpoint A	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \ \operatorname{auto}[-4]$	74	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-3]$	16	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-2]$	30	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-1]$	30	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[0 \right]$	110	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[1 \right]$	36	1	_	Covered
bin auto[2]	38	1	_	Covered
bin auto[3]	66	1	_	Covered
Coverpoint B	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \ \operatorname{auto}[-4]$	68	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-3]$	26	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-2]$	32	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-1]$	24	1	_	Covered
bin auto [0]	102	1	_	Covered
$ \text{bin } \text{ auto} \left[1 \right]$	48	1	_	Covered
bin auto [2]	34	1	_	Covered
bin auto [3]	66	1	_	Covered
TERROR OF TERRA OF				

COVERGROUP COVERAGE:

overgroup	Metric	Goal	Bins	Status
TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100		Covered
covered/total bins:	40	40	_	
missing/total bins:	0	40	_	
% Hit:	100.00%	100	_	
Coverpoint rst	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$\mathrm{bin} \ \mathrm{auto} \left[0 \right]$	377	1	_	$\operatorname{Covered}$
bin auto[1]	26	1	_	$\operatorname{Covered}$
Coverpoint cin	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	207	1	_	$\operatorname{Covered}$
bin auto[1]	196	1	_	$\operatorname{Covered}$
$\operatorname{Coverpoint}\ \operatorname{red}_{\mathtt{op}} A$	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$\mathrm{bin} \ \mathrm{auto} \left[0 \right]$	81	1	_	$\operatorname{Covered}$
bin auto[1]	322	1	_	$\operatorname{Covered}$
$Coverpoint red_op_B$	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$\mathrm{bin} \ \mathrm{auto} \left[0 \right]$	71	1	_	$\operatorname{Covered}$
bin auto[1]	332	1	_	$\operatorname{Covered}$
Coverpoint bypass_A	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$\mathrm{bin} \ \mathrm{auto} \left[0 \right]$	297	1	_	$\operatorname{Covered}$
bin auto[1]	106	1	_	$\operatorname{Covered}$
Coverpoint bypass_B	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	325	1	_	Covered
bin auto[1]	78	1	_	Covered
Coverpoint opcode	100.00%	100	_	Covered
covered/total bins:	8	8	_	

missing/total bing.	0	0		
missing/total bins: % Hit:	$0 \\ 100.00\%$	$\frac{8}{100}$	_	
bin auto [OR_0]	50	1	_	Covered
bin auto [OR-5]	40	1	_	Covered
bin auto [ADD.2]	66	1	_	Covered
bin auto [MUL ₋₃]	92	1	_	Covered
bin auto [SHIFT_4]	62	1	_	Covered
bin auto [ROTATE_5]	70	1	_	Covered
bin auto [INVALID_6]	10	1	_	Covered
bin auto [INVALID_7]	10	1	_	Covered
Coverpoint direction	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing / total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	227	1	_	Covered
bin auto [1]	176	1	_	Covered
Coverpoint serial_in	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$ \text{bin } \text{ auto} \left[0 \right]$	201	1	_	Covered
bin auto[1]	202	1	_	Covered
Coverpoint A	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \ \operatorname{auto}[-4]$	74	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-3]$	16	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-2]$	30	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-1]$	30	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[0 \right]$	110	1	_	$\operatorname{Covered}$
$ \text{bin } \text{ auto} \left[1 \right]$	36	1	_	Covered
$\mathrm{bin} \ \mathrm{auto} \left[2 \right]$	38	1	_	Covered
bin auto[3]	66	1	_	Covered
Coverpoint B	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \ \operatorname{auto}[-4]$	68	1	_	Covered
bin auto[-3]	26	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}[-2]$	32	1	_	Covered
bin auto $[-1]$	$\frac{24}{2}$	1	_	Covered
bin auto [0]	102	1	_	Covered
bin auto [1]	48	1	_	Covered
bin auto [2]	34	1	_	Covered
bin auto [3]	66	1	_	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

2.8 8.Waveform




Figure 2: simulation waveform

```
# Top level modules:
       ALSU tb
# End time: 17:34:45 on Mar 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ALSU_tb -coverage
# Start time: 17:34:45 on Mar 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv std.std
# Loading work.ALSU_pkg(fast)
# Loading work.ALSU_tb_sv_unit(fast)
# Loading work.ALSU_tb(fast)
# Loading work.ALSU(fast)
# ALSU test completed
# ** Note: $finish : ALSU_tb.sv(212)
    Time: 4026 ns Iteration: 0 Instance: /ALSU tb
# Break in Module ALSU_tb at ALSU_tb.sv line 212
```

Figure 3: Transcript : all test cases passed

3 Q3: FSM_010

3.1 1. Testbench code

```
1 'timescale 1ns/1ps
3 import fsm_package::*;
5 module fsm_010_tb;
     //-----
     // declare DUT signals
     logic clk, rst, x;
     logic y;
11
     logic [1:0] users_count;
     // declare golden model signals
     logic golden_y;
     logic [9:0] golden_users_count;
     //-----
20
     // instantiate FSM "DUT"
21
     //-----
     FSM_010 DUT (.*);
     // instantiate golden model
     //===========
     golden_model golden_DUT (.*);
     //----
     // object from class
31
     //----
     fsm_transaction fsm;
     //----
     // Generate Clock
     //=========
37
     parameter CLOCK_PERIOD = 10;
     initial begin
        clk = 0;
        forever begin
          #(CLOCK_PERIOD/2) clk = ~clk;
           //-----
43
          // clock mapping (TB , class)
          //=========
           fsm.clk = clk;
     //=======
     // reset task
     //========
     task do_reset();
       rst = 1;
54
        #(CLOCK_PERIOD*2);
        rst = 0;
56
     {\tt endtask}
57
60
   //----- Method 2 tasks -----
   //-----
62
63
   // "Golden Model" Task
66
67
   task golden_model(input bit x_in, input bit rst_in);
68
     if (rst_in) begin
69
      cs = IDLE;
      Y = 0;
71
      fsm.users_count_exp = 0;
72
73
     end
```

```
// Next-state logic
 case (cs)
   IDLE: ns = (x_in) ? IDLE : ZERO;
   ZERO: ns = (x_in) ? ONE : ZERO;
   ONE: ns = (x_in)? IDLE : STORE;
   STORE: ns = (x_in) ? IDLE : ZERO;
  endcase
 // Update count if in STORE
 if (cs == STORE) begin
   fsm.users_count_exp++;
 // y_exp is 1 in STORE
 fsm.y_exp = (cs == STORE);
 // Move to next state
 cs = ns;
endtask
// -----
// "Check" Task
task check_result();
 // Call golden_model with the *same* inputs we just applied
 golden_model(x, rst);
 fsm.y_exp = y;
 fsm.users_count_exp = users_count;
 // Now compare
 if ((y !== fsm.y_exp) ||
     (users_count !== fsm.users_count_exp)) begin
   \$error("\texttt{Mismatch}: \_\texttt{time} = \%\texttt{Ot}, \_\texttt{y} = \%\texttt{Ob}_{\square} \texttt{vs}_{\square} \%\texttt{Ob}, \_\texttt{users}\_\texttt{count} = \%\texttt{Od}_{\square} \texttt{vs}_{\square} \%\texttt{Od}",
           $time, y, fsm.y_exp, users_count, fsm.users_count_exp);
 end
 else begin
   $display("FSM_010_Match_golden_model_task_: y=%0b, user_count=%0d",y ,users_count);
endtask
 initial begin
     fsm = new();
     do_reset();
     //----
     // Method 1 of self checking
     //----
     repeat(10) begin
         //----
         // assert randomization
         //=========
         if(!fsm.randomize())begin
            $error("Randomization _ failed!");
            $finish;
         end
        //========
        // Drive signals
        //----
        rst = fsm.rst;
        x = fsm.x;
        fsm.y_exp = y;
        fsm.users_count_exp = users_count;
        // compare outputs of golden model and design
        //-----
        assert (y == golden_y || users_count == golden_users_count)
            $display("ufsm_010umatchugoldenumodel");
        else
            $error("there_is_a_mismatch_,_fsm_010_gets_y_:_%0b_,users_count_::_%0b_,ugolden_model_gets_y_:_%0b_,users_count_:_%0b_",y
                ,users_count ,golden_y ,golden_users_count);
        @(posedge clk);
     end
    do_reset();
    //==========
    // Method 2 of self checking
    //----
    repeat(100) begin
         //-----
         // assert randomization
         //-----
         if (!fsm.randomize()) begin
            $error("Randomization ifailed!");
            $finish;
         end
         //----
         // Drive signals
         //========
         x = fsm.x;
         rst = fsm.rst;
```

81

83

85 86

91

92 93

97

98

100 101 102

103 104

105

106

107

108

109

110

111

112 113 114

119

120 121 122

123

124 125

126

127

128

129

130

131

132

133

134 135

136

137

138 139

140

141

143 144

145

146

147

149

150

151

152

154

155 156

157

158

159

160

161

162

163

164

165

166 167

168

169

170

171

172

```
174
            //----
175
            // check results
176
            //========
177
            check_result();
179
            @(posedge clk);
180
181
        end
182
        $display("All_tests_done.");
        $finish;
184
      end
185
186 endmodule
       2. Package code
package fsm_package;
      typedef enum {IDLE ,ZERO ,ONE ,STORE} state_e;
      class fsm_transaction;
         //-----
         // declare inputs for randomization
         // declare with them clk signal and connect it to dut clk in TB
         bit clk;
         rand bit x;
         rand bit rst;
         bit y_exp;
         bit [1:0] users_count_exp;
         bit [1:0] prev; // store the last two bits
        //-----
        // constrain rst to activate most of the time
        // use probability constrain "dist"
21
        // estimate 90% for deactivation and 10% activated
        //-----
         constraint deactivate_rst_mt {
24
            rst dist {0:/90 , 1:/10};
        //-----
        // constrain x to be zero for 67% of randomization
        // use probability constrain "dist"
        // If the previous two bits were '01', favor a '0' next
31
32
         constraint x_67_0
33
            if (prev != 2'b01) {
               x dist {0:/ 67 , 1:/33};
         }
         constraint c_010_bias {
           if (prev == 2'b01) {
              x dist {0 :/ 100, 1 :/ 0}; // 100% chance of 0
           }
43
44
       // Keep track of previous bits
       function void pre_randomize();
           // shift in the new bit as
                                  previous history
           prev = {prev[0], x};
       endfunction
        //----
        // coverpoints
        //========
        covergroup cg @(posedge clk);
           cp1: coverpoint x;
           cp2: coverpoint rst;
           cp3: coverpoint y_exp;
           cp4: coverpoint users_count_exp;
        endgroup
        //========
        // counstructor
63
        //======
64
        function new();
         cg = new();
66
        endfunction
67
68
      endclass
69
70 endpackage
   3.3 3. Design code
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: 010-sequence-detector Design
6 //
8 module FSM_010(clk, rst, x, y, users_count);
      parameter IDLE = 2'b00;
```

```
parameter ZERO = 2'b01;
10
      parameter ONE = 2'b10;
11
      parameter STORE = 2'b11;
      input clk, rst, x;
      output y;
15
      output reg [1:0] users_count;
16
      reg [1:0] cs, ns;
18
      always @(*) begin
20
         case (cs)
21
22
             IDLE:
                if(x)
23
                   ns = IDLE;
24
                    ns = ZER0;
             ZERO:
27
                if(x)
                    ns = ONE;
                else
                    ns = ZER0;
             ONE:
                if(x)
33
                    ns = IDLE;
                 else
                    ns = STORE;
             STORE:
                if(x)
                    ns = IDLE;
                   ns = ZER0;
             default:    ns = IDLE;
          endcase
      end
44
45
      always @(posedge clk or posedge rst) begin
46
         if(rst) begin
47
             cs <= IDLE;
         end
         else begin
50
             cs <= ns;
         end
52
53
      always @(posedge clk or posedge rst) begin
55
         if(rst) begin
56
57
             users_count <= 0;
         end
         else begin
             if (cs == STORE)
                users_count <= users_count + 1;</pre>
61
62
         end
63
      end
      assign y = (cs == STORE)? 1:0;
67 endmodule
  3.4 4. Golden model code
  // this is golden_model foe design FSM_010
  // FSM_010 from moore state machin which mean output logic does not depend on input
4 // this fsm detect 010 sequence
  module golden_model (
      //----
      // i/o declaration
      //----
      input wire clk,
      input wire rst,
      input wire x,
      output reg golden_y,
13
      output reg [1:0] golden_users_count
14
15 );
19 // "next_state ,current_state" Datatype
typedef enum logic [1:0] {
     IDLE = 2,b00,
      ZERO = 2'b01,
     ONE = 2'b10,
24
     STORE = 2'b11
25
26 } state_e;
state_e next_state ,current_state ;
30
32 // sequential always "present state"
34 always @(posedge clk or posedge rst) begin
    if(rst) begin
        current_state <= IDLE;</pre>
36
37
    end else begin
38
        current_state <= next_state;</pre>
    end
```

```
42
_{\rm 44} // combinational always "next state logic"
always @(*) begin
     case (current_state)
        IDLE : begin
48
             if(x)
          next_state = IDLE;
50
           else
51
          next_state = ZERO;
52
        end
53
        ZERO : begin
54
            if(x)
          next_state = ONE;
          else
57
          next_state = ZER0;
        end
59
        ONE : begin
60
           if(x)
          next_state = IDLE;
62
63
         else
64
          next_state = STORE;
        end
65
        STORE : begin
66
             if(x)
67
          next_state = IDLE;
68
69
          next_state = ZERO;
70
        end
71
     endcase
73 end
   //-----
_{76} // combinational always "output logic"
77 //----
   always @(*) begin
     case (current_state)
        IDLE :
80
             golden_y = 0;
        ZERO :
82
             golden_y = 0;
83
        ONE :
             golden_y = 0;
85
        STORE :
86
             golden_y = 1;
     endcase
88
   //----
92 // sequential always "counter logic"
   // count up every time fsm detect 010
   //-----
   always @(posedge clk or posedge rst) begin
     if(rst) begin
         golden_users_count <= 0;</pre>
97
     end else begin
98
         if (current_state == STORE)
99
         golden_users_count <= golden_users_count + 1;</pre>
100
101
   end
102
103
104
{\tt 105} \quad \textbf{endmodule}
```

3.5 5. Bug Fixes

no bugs

and I change size of user_count to 2 bits to made coverage reach 100% and that not a bug

3.6 6. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FSM_010_1	Reset Behavior: When the active-high reset is asserted, the FSM should move to <i>IDLE</i> , and users_count should be cleared.	 Directed at the start of the simulation (assert rst) Constrained-random with rst mostly off, but occasionally on 	 Cover reset transitions (rst=1 leading to IDLE) Check IDLE coverage immediately after reset 	A checker (or golden model) ensures users_count = 0 and y = 0 after reset. Veri- fies FSM is in <i>IDLE</i> state on release of reset.
FSM_010_2	Pattern Detection: When the sequence 010 is seen, the FSM outputs y=1 and increments users_count.	 Constrained-random on x (67% zeros) Additional bias if previous bits are 01 (to favor forming 010) 	• State coverage: $IDLE$, $ZERO$, ONE , $STORE$ • Transition coverage: $IDLE \rightarrow ZERO$, etc.	Compare y and users_count with a golden model or via task-based checking. Ensure exactly one increment per 010.

Table 2: Verification Plan for the FSM_010 Design

3.7 7. Do File

vlib work

— vcover report -details -cvg -output fsm_coverage_report.txt fsm_010_tb.ucdb

3.8 7. Coverage Report

Coverage Report by DU with details

Branch	Coverage:								
	abled Covera	ge		Bins	$_{ m Hits}$	Misses	Coverage		
$\overline{\mathrm{Br}}$	anches			20	20	0	$\overline{100.00\%}$		
				Branch D	etails====				
Branch	Coverage fo	r Desi	gn	Unit work.FSM	1_010				
Liı	ne I	$_{ m tem}$			Count	Source	;		
File	FSM_010.v			CACE	D		-		
21				CASE	Branch—— 128	Count	coming in t	o CASE	
$\frac{21}{22}$		1			39	Count	coming in 0	IDLE:	
$\frac{22}{27}$		1			50			ZERO:	
32		1			22			ONE:	
37		1			17			STORE:	
Branch	totals: 4 h	its of	f 4	branches = 100	0.00%				
				IF B	ranch				
23					39	Count	coming in t	o IF	
23		1			14		Ü		if (
25		1			25				else
Branch	totals: 2 h	its of	f 2	branches = 100	0.00%				
				IF B:	ranch				
28					50	Count	coming in t	o IF	
28		1			19		-		if (
30		1			31				else
Branch	totals: 2 h	its of	f 2	branches = 100	0.00%				
				IF B	ranch				
33					22	Count	coming in t	o IF	
		1			7				if (
33		1							
$\frac{33}{35}$		1		branches = 100	15				else

					IH							
$\frac{38}{38}$		1				Branch	17	Count	coming in	n to IF		f ()
40		1 1					$7 \\ 10$					f (x) lse
Branch	totals:	2 hits	of 2	branche	es = 1	.00.00%						
47					——IF	Branch	109	Count	coming in	. to IF		
47		1					28	Count	if (rst) be	gin	
50 Branch	totals:	1 2 hits	of 2	branche	es = 1	.00.00%	81		els	e begin		
56					1F	Branch	96	Count	coming in			
$\frac{56}{59}$		1 1					$\frac{28}{68}$			rst) be e begin	gin	
	totals:	2 hits	of 2	branche	es = 1	00.00%			015	0 008111		
					—IF	Branch						
60 60		1					$\frac{68}{10}$	Count	coming in		(cs ==	STORE
			C 0	, ,		00 000	58	All F	alse Coun		(65	51014
Branch	totals:	2 hits	of 2	branche	es = 1	.00.00%						
65					——IF	Branch	67	Count	coming in	n to IF		
65		1					10	as	sign y =	(cs == \$		
65 Branch	totals:	$\frac{2}{2 \text{ hits}}$	of 2	branche	es = 1	.00.00%	57	as	sign y =	(cs == \$	STORE)?	1:0;
	ion Cover	_			D:	C) / i = = = =	C	_		
En	abled Cov	erage			Bins	Cove	ered ——	Misses	Coverag	e _		
Со	nditions				2		2	0	100.00%	6		
				C	onditi	on De	tails=					
Conditi	ion Cover	age for	Desi	gn Unit	work	. FSM_(010 —	_				
				0								
вие												
	FSM_010.		ed Co	ndition	View-							
Line Conditi	60 It	-Focuse em	1 (es == 3)								
Conditi	60 It	-Focuse sem s: 1 of	1 (d f 1 in	es == 3) put ter	m cov	vered =	= 100.	00%				
Conditi	60 It ion totals	-Focuse em s: 1 of Covered	1 (cf 1 in Rea	es == 3)	m cov	vered =	= 100.					
Conditi	60 It	-Focuse sem s: 1 of	1 (cf 1 in Rea	es == 3) put ter	m cov	vered =	= 100.	00%				
Condition Input	60 It ion totals	-Focuse eem s: 1 of Covered	1 (c) f 1 in Rea	es == 3) put ter	m cov	vered =	= 100. ge I	00%	ondition (\mathbf{s})		
Condition Input	60 It ion totals t Term = 3)	-Focuse eem s: 1 of Covered Y Hits	1 (cf 1 in Real Real Real Real Real Real Real Real	es = 3) put termason for Target = 3)-0	m cov	vered =	= 100. ge I	00% Hint	ondition (s)		
Condition Input (cs	60 It ion totals t Term = 3) ows:	-Focuse eem s: 1 of Covered Y Hits	1 (cf 1 in Real Real Real Real Real Real Real Real	es = 3) put termason for Target	m cov	vered =	= 100. ge I	00% Hint	ondition (s)		
Condition Input (cs Row Row	60 It ion totals t Term = 3) ows: 1: 2:	-Focuse sem s: 1 of Covered Y Hits 1 1 -Focuse	1 (cf 1 im Rea FEC (cs (cs	rs = 3) put term ason for Target = 3) _0 = 3) _1 Indition	m cov	vered =	= 100. ge I	00% Hint	ondition (s)		
Condition Input (cs Row Row Line	60 It ion totals t Term = 3) ows: 1: 2:	-Focuse sem S: 1 of Covered Y Hits 1 1 -Focuse sem	1 (cf 1 im Rea FEC (cs (cs)	res = 3) put term respect term	m cov	vered =	= 100.	00% Hint masking c	ondition (s)		
Condition Condit	60 It ion totals t Term () () () () () () () () () (-Focuse Seem Solution -Focuse Seem Solution -Focuse Seem Solution -Focuse Solution -Focuse Solution -Focuse Solution -Focuse Solution -Focuse	1 (cf 1 in Real FEC (cs (cs 1 (cf 1 in FEC 1)))	Target 3) -0 midition es = 3) put term transport ason for transport ason for ason for ason for transport as	m cov	vered =	Non-1	00% Hint masking c	ondition (s)		
Condition Input Row Row Line Condition	60 It ion totals t Term () () () () () () () () () (-Focuse s: 1 of Covered Y Hits 1 1 -Focuse s: 1 of Covered	1 (cf 1 in Real Real Real Real Real Real Real Real	res = 3) put term respect term	m cov	vered =	Non-1	00% Hint masking c	ondition (s)		
Condition Input Row Row Line Condition	60 It ion totals t Term () () () () () () () () () (-Focuse Seem Solution -Focuse Seem Solution -Focuse Seem Solution -Focuse Solution -Focuse Solution -Focuse Solution -Focuse Solution -Focuse	1 (cf 1 in Real Real Real Real Real Real Real Real	Target 3) -0 midition es = 3) put term transport ason for transport ason for ason for ason for transport as	m cov	vered =	Non-1	00% Hint masking c	ondition (s)		
Condition Input (cs Row Row Input (cs Input (cs	60 It ion totals t Term () () () () () () () () () (-Focuse sem s: 1 of Covered Y Hits 1 1 -Focuse sem s: 1 of Covered Y	1 (cf 1 in l Rea l FEC (cs (cs 1 (cf 1 in l Rea l T	Target 3) -0 midition es = 3) put term transport ason for transport ason for ason for ason for transport as	m cov	vered =	Non-1	00% Hint masking c				
Condition Input Condition	60 It ion totals t Term = 3) ows: 1: 2: 65 It ion totals t Term = 3) ows: 1: 1:	Hits Covered Y Hits Covered Y Hits Hits Hits I I	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Target 3) -0 Target 3) -1 midition ason for Target Target 3) -1	View-	vered =	Non-1	00% Hint masking c 00% Hint				
Condition Input Condition	60 It ion totals t Term = 3) ows: 1: 2: 65 It ion totals t Term = 3) ows:	Hits Covered Y Hits Covered Y Hits Hits Hits I I	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	put termason for Target = 3) -0 = 3) -1 Indition es = 3) put termason for Target	View-	vered =	Non-1	00% Hint masking c 00% Hint				
Condition Input (cs Row Row Condition (cs Row	60 It ion totals t Term	Hits Covered Y Hits Covered Y Hits Hits Hits I I	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Target 3) -0 Target 3) -1 midition ason for Target Target 3) -1	View-	vered =	Non-1	00% Hint masking c 00% Hint				
Condition Input (cs Row	60 It ion totals t Term	Focuse Seem Seem Seem Seem Thits Seem Seem Seem Seem Seem Seem Thits Seem Thi	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Target 3) -0 Target 3) -1 midition ason for Target Target 3) -1	View-	vered =	= 100. Non-1 = 100. (e I Non-1 - Non-1	00% Hint masking c 00% Hint	ondition (s)		
Condition Input (cs Row Row Condition (cs Row	60 It ion totals t Term	Focuse Seem Seem Seem Seem Thits Seem Seem Seem Seem Seem Seem Thits Seem Thi	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Target 3) -0 Target 3) -1 midition ason for Target Target 3) -1	View-m cov	vered =	= 100. Non-1 = 100. Non-1 = 100. Hits	Misses	ondition (s)e		
Condition Input (cs Row	60 It ion totals t Term	-Focuse sem s: 1 of Covered Y Hits 1 1 -Focuse s: 1 of Y Hits 1 1 cem 1 cem 1 1 cem 1 ce	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Target 3) -0 Target 3) -1 midition ason for Target Target 3) -1	View-m cov	vered =	= 100. Non-1 = 100. (e I Non-1 - Non-1	00% Hint masking c 00% Hint masking c	ondition (s) e		
Condition Input (cs Row	60 It ion totals t Term	-Focuse sem s: 1 of Covered Y Hits 1 1 -Focuse s: 1 of Y Hits 1 1 cem 1 cem 1 1 cem 1 ce	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Target = 3) -0 = 3) -1 mdition es = 3) put term transfer Target = 3) -0 = 3) -1	View—m cov	vered =	Non-1	Misses Misses	Coverag 100.00%	s) e		
Condition Input (cs Row	60 It ion totals t Term = 3) ows: 1: 2: 65 It ion totals t Term = 3) ows: 1: 2: verage: abled Cov M States M Transit	Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Hits	1 (cf 1 in d Read Control Cont	Target = 3) -0 = 3) -1 Indition ason for Target = 3) -0 = 3) -1 Target = 3) -0 = 3) -1	View-m coverno co	vered = coverag	Non-1	Misses Misses	Coverag 100.00%	s) e		
Condition Input (cs Row Row Row Row Row Row Row Row FSM Configuration FSM Configurat	60 It ion totals t Term = 3) ows: 1: 2: 65 It ion totals t Term = 3) ows: 1: 2: verage: abled Cov M States M Transit verage for	Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Hits	1 (cf 1 in d Read Control Cont	Target = 3) -0 = 3) -1 Indition ason for Target = 3) -0 = 3) -1 Target = 3) -0 = 3) -1	View-m coverno co	vered = coverag	Non-1	Misses Misses	Coverag 100.00%	s) e	=	
Condition Input (cs Row Row Input (cs Row Row Row Row Row Row FSM Co FSM Co FSM ID:	60 It ion totals t Term	Focuse Seem Seem Seem Covered Y Hits 1 1 Focuse Seem Seem Seem Thits 1 1 Focuse Seem Seem Thits 1 Focuse Thits	FEC (cs	Target = 3) -0 = 3) -1 Indition = 3) -0 Target = 3) -0 = 3) -1 Target = 3) -0 = 3) -1	View-m coverno co	vered = coverag	Non-1	Misses Misses	Coverag 100.00%	s) e		
Condition Input (cs Row	60 It ion totals t Term = 3) ows: 1: 2: 65 It ion totals t Term = 3) ows: 1: 2: verage: abled Cov M States M Transit verage for crent Sta	Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem seem seem seem seem seem seem s	1 (cf 1 in l Read	Target = 3) -0 = 3) -1 Indition = 3) -0 Target = 3) -0 = 3) -1 Target = 3) -0 = 3) -1	View-m coverno co	vered = coverag	Non-1	Misses Misses	Coverag 100.00%	s) e		
Condition Input (cs Row	60 It ion totals to Term = 3) ows: 1: 2: 65 It ion totals totals totals to Term = 3) ows: 1: 2: verage: abled Cov M States M Transit verage for the contract of the co	Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem s: 1 of Covered Y Hits The Focuse seem seem seem seem seem seem seem s	1 (cf 1 in d Read Control Cont	Target = 3) -0 = 3) -1 Indition = 3) -0 Target = 3) -0 = 3) -1 Target = 3) -0 = 3) -1	View-m coverno co	vered = coverag	Non-1	Misses Misses	Coverag 100.00%	s) e		

Line	State Name	Value
22	IDLE	0
27	ZERO	1
32	ONE	2
37	STORE	3
Covere	ed States :	

		IDLE ZERO ONE		38 33 15				
	Covered	STORE Transitions :		11				
Line		${ m Trans_ID}$	Hit_cor	${ m Hit}_{ m count}$		Transition		
26	-	0		18	IDLE -> ZERO			
29)	1		15	$ZERO \rightarrow ONE$			
48	}	2		7	$ZERO \longrightarrow IDLE$			
36	}	3		11	$ONE \longrightarrow STORE$			
34	:	4		4	$ONE \rightarrow IDLE$			
41		5	4		$STORE \longrightarrow ZERO$			
39	1	6		6	STORE	$\Sigma \rightarrow IDLE$		
	Summary		$_{ m Bins}$	$_{ m Hits}$	Misses	Coverage		
	FSM	States	4	4	0	100.00%		
	FSM	Transitions	7	7	0	100.00%		
Stat	ement C	overage:						
	Enabled	Coverage	$_{ m Bins}$	$_{ m Hits}$	Misses	Coverage		
	Statemen	nts	16	16	0	100.00%		
			Statement	Details=				

 Hit_count

Statement Coverage for Design Unit work.FSM $_010$ —

State

Line	${\bf Item}$	Count	Source
File FSM_0	10 . v		
8			module FSM_010(clk, rst, x, y, users_count);
9			parameter IDLE = 2'b00;
10			parameter $ZERO = 2'b01;$
11			parameter ONE $= 2'b10;$
12			parameter STORE = $2'b11;$
13			
14			input clk, rst, x;
15			output y;
16			$\operatorname{output} \operatorname{reg} [1:0] \operatorname{users_count};$
17			[4, 0]
18			$\operatorname{reg} \ [1:0] \ \operatorname{cs} \ , \ \operatorname{ns} \ ;$
19		100	
20	1	128	always @(*) begin
21			case (cs)
22			IDLE:
23	1	1.4	if (x)
24	1	14	$\operatorname{ns} = \operatorname{IDLE};$
$\frac{25}{26}$	1	25	else
26	1	25	$\operatorname{ns} = \operatorname{ZERO};$
$\begin{array}{c} 27 \\ 28 \end{array}$			ZERO:
$\frac{28}{29}$	1	19	if(x) $ns = ONE;$
30	1	19	else
31	1	31	ns = ZERO;
$\frac{31}{32}$	1	31	ONE:
33			if (x)
$\frac{33}{34}$	1	7	ns = IDLE;
35	1	•	else
36	1	15	ns = STORE;
37	1	10	STORE:
38			if (x)
39	1	7	ns = IDLE;
40			${ m else}$
41	1	10	ns = ZERO;
42			default: ns = IDLE;
43			endcase
44			end
45			
46	1	109	always @(posedge clk or posedge rst) begin
47			if (rst) begin
48	1	28	$cs \le IDLE;$
49			end
50			else begin
51	1	81	$cs \le ns;$
52			end
53			end
54			
55	1	96	always @(posedge clk or posedge rst) begin
56			if(rst) begin
57	1	28	$users_count <= 0;$
58			end
59			else begin
60	4	4.0	if (cs = STORE)
61	1	10	users_count <= users_count + 1;
62			end
63			end
64			

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
				
Toggles	20	20	0	100.00%

Toggle Details

 $Toggle\ Coverage\ for\ Design\ Unit\ work.FSM_010$

Node	1H->0L	0L->1H	$ m ^{"}Coverage"$
clk	1	1	100.00
$\operatorname{cs}\left[0-1 ight]$	1	1	100.00
$\operatorname{ns}\left[0-1 ight]$	1	1	100.00
rst	1	1	100.00
${\tt users_count}[0{-}1]$	1	1	100.00
x	1	1	100.00
У	1	1	100.00

Toggle~Coverage~=~100.00%~(20~of~20~bins)

Total Coverage By Design Unit (filtered view): 100.00%

Coverage Report by instance with details

=-----

=== Instance: /fsm_package

= Design Unit: work.fsm_package

Covergroup Coverage:

Covergroups1nana100.00%Coverpoints/Crosses4nananaCovergroup Bins10100100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /fsm_package/fsm_transaction/cg	100.00%	100		Covered
covered/total bins:	10	10	_	
missing/total bins:	0	10	_	
% Hit:	100.00%	100	_	
Coverpoint cp1	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$ bin \ auto[0] $	85	1	_	$\operatorname{Covered}$
bin auto [1]	30	1	_	$\operatorname{Covered}$
Coverpoint cp2	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing / total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto[0]	103	1	_	Covered
bin auto [1]	12	1	_	Covered
Coverpoint cp3	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto[0]	105	1	_	Covered
bin auto [1]	10	1	_	Covered
Coverpoint cp4	100.00%	100	_	Covered
covered/total bins:	4	4	_	
missing / total bins:	0	4	_	
% Hit:	100.00%	100	_	
bin auto [0]	79	1	_	Covered
bin auto[1]	29	1	_	Covered
bin auto [2]	6	1	_	Covered
bin auto [3]	1	1	_	Covered

$\hbox{COVERGROUP COVERAGE:}$

Covergroup	Metric	Goal	Bins	Status
TYPE /fsm_package/fsm_transaction/cg	100.00%	100		Covered
covered/total bins:	10	10	_	
missing/total bins:	0	10	_	
% Hit:	100.00%	100	_	
Coverpoint cp1	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	85	1	_	Covered
bin auto [1]	30	1	_	Covered

Coverpoint cp2	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	103	1	_	Covered
bin auto [1]	12	1	_	Covered
Coverpoint cp3	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto[0]	105	1	_	Covered
bin auto [1]	10	1	_	Covered
Coverpoint cp4	100.00%	100	_	Covered
covered/total bins:	4	4	_	
missing/total bins:	0	4	_	
% Hit:	100.00%	100	_	
bin auto [0]	79	1	_	Covered
bin auto [1]	29	1	_	Covered
bin auto [2]	6	1	_	Covered
bin auto [3]	1	1	_	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

3.9 8. Waveform




Figure 4: simulation waveform

```
fsm 010 match golden model
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=1, user count=0
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM_010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=1, user count=0
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=1, user count=1
# FSM 010 Match golden model task : y=0, user count=2
# FSM 010 Match golden model task : y=0, user count=2
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=0, user count=0
# FSM 010 Match golden model task : y=1, user count=0
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=0, user count=1
# FSM 010 Match golden model task : y=1, user count=1
```

fsm 010 match golden model

Figure 5: Transcript: all test cases passed