# Assignment 5 UVM

# Digital Design Verification

# Contents

1	Par	$\mathbf{t} \; 1$	2
2	Par	t 2	
	2.1	top_module alsu_test alsu_if alsu_env alsu_driver	2
	2.2	alsu_test	2
	2.3	alsu_if	3
	2.4	alsu_env	3
	2.5	alsu_driver	
3	Par	$\mathbf{t}$ 3	ţ
	3.1	top_module	ļ
	3.2	alsu_test	Ę
	3.3	alsu_if	(
	3 4	alsu env	- 6
	3.5	alsu_driver	(
	3.6	alsu config obj	- 7

#### 1 Part 1

```
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
    ********
                     IMPORTANT RELEASE NOTES
                                                     ********
   You are using a version of the UVM library that has been compiled
    with 'UVM NO DEPRECATED undefined.
    See http://www.eda.org/svdb/view.php?id=3313 for more details.
   You are using a version of the UVM library that has been compiled
    with 'UVM OBJECT MUST HAVE CONSTRUCTOR undefined.
    See http://www.eda.org/svdb/view.php?id=3770 for more details.
        (Specify +UVM NO RELNOTES to turn off this notice)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(all)
# UVM INFO @ 0: reporter [RNTST] Running test alsu test...
# UVM_INFO alsu_test.sv(23) @ 100: uvm_test_top [run_phase] Inside the ALSU test.
# UVM INFO verilog src/uvm-1.ld/src/base/uvm objection.svh(1267) @ 100: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
# --- UVM Report Summary ---
# ** Report counts by severity
# UVM INFO :
# UVM WARNING :
# UVM ERROR : 0
# UVM FATAL :
               0
# ** Report counts by id
# [Questa UVM]
# [RNTST]
# [TEST DONE]
# [run_phase]
# ** Note: $finish : /usr/local/questasim/linux_x86_64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
    Time: 100 ns Iteration: 54 Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at /usr/local/questasim/linux_x86_64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430
VSIM(paused)>
```

Figure 1: Transcript

#### 2 Part 2

### $2.1 top\_module$

```
import alsu_test_pkg::*;
import uvm_pkg::*;
   'include "uvm_macros.svh"
   'include "alsu_if.sv"
   module top();
      bit clk;
      initial begin
        forever
10
           #1 clk = ~clk;
12
13
      alsu_if alsuif (clk);
15
      ALSU #(.INPUT_PRIORITY("A"), .FULL_ADDER("ON")) DUT (
16
                      (alsuif.DUT.clk),
17
         .clk
                      (alsuif.DUT.cin),
         .cin
18
         .rst
                      (alsuif.DUT.rst),
19
         .red_op_A
                      (alsuif.DUT.red_op_A),
                      (alsuif.DUT.red_op_B),
         .red\_op\_B
21
                       (alsuif.DUT.bypass_A),
22
         .bypass_A
                      (alsuif.DUT.bypass_B),
23
         .bypass_B
                      (alsuif.DUT.direction),
         .direction
24
         .serial_in
                      (alsuif.DUT.serial_in),
         .opcode
                      (alsuif.DUT.opcode),
          . А
                       (alsuif.DUT.A),
         .В
                       (alsuif.DUT.B),
28
                       (alsuif.DUT.leds),
29
         .leds
         .out
                       (alsuif.DUT.out)
30
31
32
      initial begin
33
         uvm_config_db#(virtual alsu_if)::set(null, "uvm_test_top", "ALSU_VIF", alsuif);
34
         run_test("alsu_test");
35
36
37 endmodule
   2.2 alsu_test
package alsu_test_pkg;
import alsu_env_pkg::*;
   import uvm_pkg::*;
   'include "uvm_macros.svh"
```

class alsu\_test extends uvm\_test;
 'uvm\_component\_utils(alsu\_test)

```
alsu_env env;
           virtual alsu_if alsu_test_vif;
           function new (string name = "alsu_test", uvm_component parent = null);
           super.new(name,parent);
13
           endfunction
14
           function void build_phase(uvm_phase phase);
           super.build_phase(phase);
18
               if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_test_vif))
19
20
               'uvm_fatal("NOVIF", "Virtualuinterfaceualsu_test_vifuwasunotufounduinutheuconfigurationudatabase");
21
           uvm_config_db#(virtual alsu_if)::set(this,"*","ALSU_VIF",alsu_test_vif);
22
           env = alsu_env::type_id::create("env",this);
24
           endfunction
25
           task run_phase(uvm_phase phase);
               super.run_phase(phase);
               phase.raise_objection(this);
               #100; 'uvm_info("run_phase", "Inside_{\sqcup}the_{\sqcup}ALSU_{\sqcup}test.", UVM_MEDIUM);
30
31
           phase.drop_objection(this);
           endtask : run_phase
       endclass : alsu_test
34
36 endpackage
   2.3 alsu_if
interface alsu_if (
      input bit clk
з);
     logic rst;
     logic cin;
    logic red_op_A;
    logic red_op_B;
    logic bypass_A;
    logic bypass_B;
10
     logic direction;
11
    logic serial_in;
    logic signed [2:0] A;
    logic signed [2:0] B;
    logic [2:0]
                   opcode;
     wire [15:0]
                        leds;
16
     wire signed [5:0] out;
17
19 modport DUT (
       input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
21
       output leds, out
22 );
24 modport TEST (
       output clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
       input leds, out
27 );
29 endinterface
   2.4 alsu_env
package alsu_env_pkg;
import alsu_driver_pkg::*;
3 import uvm_pkg::*;
   'include "uvm_macros.svh"
       class alsu_env extends uvm_env;
           'uvm_component_utils(alsu_env)
           alsu_driver driver;
           function new (string name = "alsu_env", uvm_component parent = null);
           super.new(name,parent);
           endfunction
14
15
           function void build_phase(uvm_phase phase);
16
           super.build_phase(phase);
           driver = alsu_driver::type_id::create("driver",this);
17
           endfunction
18
19
       endclass : alsu_env
20
21
   endpackage
   2.5 alsu_driver
   package alsu_driver_pkg;
   import uvm_pkg::*;
   'include "uvm_macros.svh"
         class alsu_driver extends uvm_driver;
         'uvm_component_utils(alsu_driver)
```

```
virtual alsu_if alsu_driver_vif;
      function new(string name = "alsu_driver", uvm_component parent = null);
        super.new(name, parent);
      endfunction
      function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_driver_vif)) begin
          "uvm_fatal("NOVIF", "Virtualuinterfaceualsu_driver_vifuwasunotufounduinutheuconfigurationudatabase")
        end
      endfunction
      task run_phase(uvm_phase phase);
        phase.raise_objection(this);
        alsu_driver_vif.rst = 1;
                                     // Assert reset
        repeat (2) @(posedge alsu_driver_vif.clk); // Wait for a couple of clock cycles
        alsu_driver_vif.rst = 0;
                                   // Deassert reset
        repeat (100) begin
          alsu_driver_vif.A
                                    = $random;
                                   = $random;
          alsu_driver_vif.B
          alsu_driver_vif.opcode
                                   = $random;
          alsu_driver_vif.cin
                                   = $random;
          alsu_driver_vif.red_op_A = $random;
          alsu_driver_vif.red_op_B = $random;
          alsu_driver_vif.bypass_A = $random;
          alsu_driver_vif.bypass_B = $random;
          alsu_driver_vif.direction = $random;
          alsu_driver_vif.serial_in = $random;
          // Wait for the next positive clock edge
          @(posedge alsu_driver_vif.clk);
        end
        phase.drop_objection(this);
          endtask
    endclass
endpackage
```

13 14

21

23

31

32




Figure 2: simulation waveform

```
# Loading work.top(fast)
# Loading work.alsu_if(fast__2)
# Loading work.ALSU(fast)
# ** Warning: (vsim-8637) A modport ('DUT') should not be used in a hierarchical path.
   Time: 0 ns Iteration: 0 Instance: /top File: top module.sv Line: 27
# Loading /usr/local/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
    ******
                     IMPORTANT RELEASE NOTES
   You are using a version of the UVM library that has been compiled
   with `UVM NO DEPRECATED undefined.
   See http://www.eda.org/svdb/view.php?id=3313 for more details.
    You are using a version of the UVM library that has been compiled
   with `UVM OBJECT MUST HAVE CONSTRUCTOR undefined.
   See http://www.eda.org/svdb/view.php?id=3770 for more details.
        (Specify +UVM_NO_RELNOTES to turn off this notice)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(all)
# UVM INFO @ 0: reporter [RNTST] Running test alsu test...
# UVM_INFO alsu_test.sv(30) @ 100: uvm_test_top [run_phase] Inside the ALSU test.
# UVM INFO verilog src/uvm-1.ld/src/base/uvm objection.svh(1267) @ 203: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
# --- UVM Report Summary ---
# ** Report counts by severity
# UVM INFO : 5
# UVM WARNING :
# UVM ERROR : 0
               0
# UVM FATAL :
# ** Report counts by id
# [Questa UVM]
# [RNTST]
# [TEST_DONE]
# [run_phase]
# ** Note: $finish : /usr/local/questasim/linux x86 64/../verilog src/uvm-1.1d/src/base/uvm root.svh(430)
    Time: 203 ns Iteration: 57 Instance: /top
# Break in Task uvm pkg/uvm root::run test at /usr/local/questasim/linux x86 64/../verilog src/uvm-1.1d/src/base/uvm root.svh line 430
VSIM 2>
```

Figure 3: Transcript : all test cases passed

# 3 Part 3

### 3.1 top\_module

```
import alsu_test_pkg::*;
  import uvm_pkg::*;
   'include "uvm_macros.svh"
  'include "alsu_if.sv"
6 module top();
      bit clk;
      initial begin
        forever
           #1 clk = ~clk;
11
12
13
      alsu_if alsuif (clk);
14
15
      ALSU #(.INPUT_PRIORITY("A"), .FULL_ADDER("ON")) DUT (
16
       .clk
                (alsuif.DUT.clk),
17
         .cin
                       (alsuif.DUT.cin),
18
                      (alsuif.DUT.rst),
19
         .rst
                      (alsuif.DUT.red_op_A),
         .red_op_A
20
         .red_op_B
                       (alsuif.DUT.red_op_B),
                       (alsuif.DUT.bypass_A),
         .bypass_A
                       (alsuif.DUT.bypass_B),
         .bypass_B
23
24
         .direction
                       (alsuif.DUT.direction),
                       (alsuif.DUT.serial_in),
         .serial_in
25
                       (alsuif.DUT.opcode),
         .opcode
26
         . A
                       (alsuif.DUT.A),
                       (alsuif.DUT.B),
         .В
28
                       (alsuif.DUT.leds),
         .leds
29
30
          .out
                       (alsuif.DUT.out)
31
32
33
      initial begin
         uvm_config_db#(virtual alsu_if)::set(null, "uvm_test_top", "ALSU_VIF", alsuif);
34
         run_test("alsu_test");
35
36
      end
37 endmodule
```

### 3.2 alsu\_test

```
package alsu_test_pkg;
import alsu_env_pkg::*;
```

```
import uvm_pkg::*;
   'include "uvm_macros.svh"
       class alsu_test extends uvm_test;
          'uvm_component_utils(alsu_test)
           alsu_env env;
           alsu_config_obj alsu_config_obj_test;
11
           function new (string name = "alsu_test", uvm_component parent = null);
13
           super.new(name,parent);
14
           endfunction
           function void build_phase(uvm_phase phase);
17
           super.build_phase(phase);
19
           alsu_config_obj_test = alsu_config_obj::type_id::create("alsu_config_obj_test");
20
                   if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_config_obj_test.alsu_config_vif))
22
                   \verb"uvm_fatal("NOVIF", "Virtual_interface_alsu_test_vif_was_not_ifound_in_the_configuration_database");
23
           uvm_config_db#(alsu_config_obj)::set(this,"*","CFG",alsu_config_obj_test);
25
26
           env = alsu_env::type_id::create("env",this);
           endfunction
28
           task run_phase(uvm_phase phase);
               super.run_phase(phase);
31
32
               phase.raise_objection(this);
               #100; 'uvm_info("run_phase","Inside_the_ALSU_test.",UVM_MEDIUM);
33
           phase.drop_objection(this);
34
           endtask : run_phase
       endclass : alsu_test
37
39 endpackage
   3.3 alsu_if
interface alsu_if (
      input bit clk
    logic rst;
    logic cin;
    logic red_op_A;
     logic red_op_B;
     logic bypass_A;
     logic bypass_B;
    logic direction;
11
    logic serial_in;
    logic signed [2:0] A;
13
     logic signed [2:0] B;
14
     logic [2:0]
                        opcode;
     wire [15:0]
                        leds;
     wire signed [5:0] out;
17
19 modport DUT (
       input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
20
21
       output leds, out
22 );
23
24 modport TEST (
       output clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
25
       input leds, out
26
27 );
29 endinterface
   3.4 \quad alsu\_env
package alsu_env_pkg;
   import alsu_driver_pkg::*;
3 import uvm_pkg::*;
   'include "uvm_macros.svh"
       class alsu_env extends uvm_env;
           'uvm_component_utils(alsu_env)
           alsu_driver driver;
           function new (string name = "alsu_env", uvm_component parent = null);
11
           super.new(name,parent);
12
           endfunction
13
14
           function void build_phase(uvm_phase phase);
15
           super.build_phase(phase);
           driver = alsu_driver::type_id::create("driver",this);
17
           endfunction
18
       endclass : alsu_env
20
22 endpackage
```

## 3.5 alsu\_driver

3 import alsu\_config\_obj\_pkg::\*;

```
package alsu_driver_pkg;
  import uvm_pkg::*;
   import alsu_config_obj_pkg::*;
   'include "uvm_macros.svh"
         class alsu_driver extends uvm_driver;
         'uvm_component_utils(alsu_driver)
         virtual alsu_if alsu_driver_vif;
         alsu_config_obj alsu_config_obj_driver;
11
12
         function new(string name = "alsu_driver", uvm_component parent = null);
13
14
           super.new(name, parent);
         endfunction
15
         function void build_phase(uvm_phase phase);
17
           super.build_phase(phase);
18
           if (!uvm_config_db#(alsu_config_obj)::get(this, "", "CFG", alsu_config_obj_driver)) begin
             'uvm_fatal("NOVIF", "Virtualuinterfaceualsu_driver_vifuwasunotufounduinutheuconfigurationudatabase")
21
         endfunction
23
24
         function void connect_phase(uvm_phase phase);
           super.connect_phase(phase);
           alsu_driver_vif = alsu_config_obj_driver.alsu_config_vif;
         endfunction
29
         task run_phase(uvm_phase phase);
30
31
           phase.raise_objection(this);
32
                                       // Assert reset
           alsu_driver_vif.rst = 1;
34
           repeat (2) @(posedge alsu_driver_vif.clk); // Wait for a couple of clock cycles
35
           alsu_driver_vif.rst = 0;  // Deassert reset
           repeat (100) begin
             alsu_driver_vif.A
                                       = $random;
             alsu_driver_vif.B
                                       = $random;
41
             alsu_driver_vif.opcode
                                       = $random;
                                       = $random;
             alsu_driver_vif.cin
             alsu_driver_vif.red_op_A = $random;
44
             alsu_driver_vif.red_op_B = $random;
             alsu_driver_vif.bypass_A = $random;
             alsu_driver_vif.bypass_B = $random;
47
             alsu_driver_vif.direction = $random;
             alsu_driver_vif.serial_in = $random;
             // Wait for the next positive clock edge
             @(posedge alsu_driver_vif.clk);
52
53
           phase.drop_objection(this);
55
       endclass
59 endpackage
        alsu_config_obj
  package alsu_config_obj_pkg;
     import uvm_pkg::*;
     'include "uvm_macros.svh"
     class alsu_config_obj extends uvm_object;
       'uvm_object_utils(alsu_config_obj)
       virtual alsu_if alsu_config_vif;
       function new (string name = "alsu_config_obj");
11
         super.new(name);
12
       endfunction
     endclass
15
17 endpackage
```

```
Loading work.top(fast)
 Loading work.alsu_if(fast__2)
 Loading work.ALSU(fast)
 ** Warning: (vsim-8637) A modport ('DUT') should not be used in a hierarchical path.
    Time: 0 ns Iteration: 0 Instance: /top File: top_module.sv Line: 27
 Loading /usr/local/questasim/uvm-1.1d/linux x86_64/uvm dpi.so
 (C) 2007-2013 Mentor Graphics Corporation
 (C) 2007-2013 Cadence Design Systems, Inc.
 (C) 2006-2013 Synopsys, Inc.
 (C) 2011-2013 Cypress Semiconductor Corp.
                     IMPORTANT RELEASE NOTES
    You are using a version of the UVM library that has been compiled
    with `UVM_NO_DEPRECATED undefined.
   See http://www.eda.org/svdb/view.php?id=3313 for more details.
   You are using a version of the UVM library that has been compiled
    with `UVM OBJECT MUST HAVE CONSTRUCTOR undefined.
    See http://www.eda.org/svdb/view.php?id=3770 for more details.
        (Specify +UVM_NO_RELNOTES to turn off this notice)
  UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa_UVM] questa_uvm::init(all)
 UVM INFO @ 0: reporter [RNTST] Running test alsu test...
 UVM_INFO alsu_test.sv(33) @ 100: uvm_test_top [run_phase] Inside the ALSU test.
# UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 203: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
  --- UVM Report Summary ---
 ** Report counts by severity
# UVM INFO :
 UVM WARNING: 0
# UVM ERROR : 0
 UVM FATAL :
 ** Report counts by id
# [Questa UVM]
 [RNTST]
# [TEST DONE]
# [run phase]
  ** Note: $finish
                     : /usr/local/questasim/linux_x86_64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
    Time: 203 ns Iteration: 57 Instance: /top
# 1
# Break in Task uvm pkg/uvm root::run test at /usr/local/questasim/linux x86 64/../verilog src/uvm-1.ld/src/base/uvm root.svh line 430
VSIM 2>
```

Figure 4: Transcript




Figure 5: simulation waveform

note: in top module i put interface as hierarchical for simplicity to not change design code only