Assignment 3

Digital Design Verification

Contents

1	Q1 :	${ m ALU_seq}$	2
		1. Testbench code	2
		2. Package code	
		3. Design code	
		4. Bug report	
		5. Verification Plan	
		6. Do File	
	1.7	7. functional Coverage Report	
		8. code Coverage Report	
	1.9	9. Waveform	9
2	Q2 :	Counter	15
		1. Testbench code	15
		2. Package code	
		3. Design code	
		4. Bug Fixes	
	$\frac{2.4}{2.5}$	5. Verification Plan	
	2.6	6. Do File	
	2.7	7. code Coverage Report	
	2.8	8. functional coverage report	
	2.9	9.Waveform	24
3			25
	3.1	1. Testbench code	25
	3.2	2. Package code	28
	3.3	3. Design code	31
		5. Verification Plan	
		6. Do File	
	$\frac{3.7}{1}$	7. functional Coverage Report	
		8. code Coverage Report	
		9. Waveform	
	3.9	9. wavelorm	41
4			42
		1. Testbench code	
		2. Bug Fixes	
	4.3	3. Verification Plan	43
	4.4	4. Do File	43
		F W	4.4

1 Q1: ALU_seq

1.1 1. Testbench code

```
1 //-----
2 // Testbench with Golden Model and Reset Task
3 //-----
  import alu_pkg::*; // Import the package
  module alu_tb;
    // Declare testbench signals that drive the DUT.
    byte operand1, operand2, dut_out;
    bit clk, rst;
    opcode_e opcode;
    // DUT instantiation.
    alu_seq dut (
14
      .operand1(operand1),
      .operand2(operand2),
      .clk(clk),
      .rst(rst),
      .opcode(opcode),
      .out(dut_out)
    );
    // Clock generation: 10 time-unit period.
23
    initial begin
     clk = 0;
      forever #5 clk = ~clk;
    // Reset Task: Applies reset for two clock cycles.
    task reset_task();
     begin
        rst = 1;
34
        repeat (2) @(posedge clk);
35
        rst = 0;
      end
    endtask
    // Golden Model Function: Computes the expected output.
    //-----
    function byte golden_model(byte a, byte b, opcode_e op);
      byte result;
      begin
        case(op)
         ADD: result = a + b;
         SUB: result = a - b;
         MULT: result = a * b;
         DIV: result = a / b;
        endcase
       return result;
52
      end
    endfunction
    //-----
    // Instantiate the stimulus/coverage class.
    alu_cfg cfg;
    // Error counter.
    int error_count = 0;
    byte expected;
    // Main testbench stimulus.
    initial begin
      // Create the stimulus object.
      cfg = new();
      \ensuremath{//} Tie the class clock to the testbench clock.
      cfg.clk = clk;
      // Apply reset.
      reset_task();
      // Repeat randomizations (for example, 100 iterations).
      repeat (500) begin
        // Randomize the stimulus class.
        if (!cfg.randomize()) begin
           $display("Randomization | failed!");
           continue;
80
81
82
        @(negedge clk);
83
84
        // Assign the randomized values to the DUT inputs.
85
        operand1 = cfg.operand1;
        operand2 = cfg.operand2;
86
        opcode = cfg.opcode;
87
        \ensuremath{//} Sample coverage within the stimulus object.
89
        cfg.post_randomize();
90
91
        // Allow one clock edge for DUT to latch the new inputs.
92
        @(posedge clk);
93
94
        // Compute expected result using the golden model.
95
        expected = golden_model(operand1, operand2, opcode);
```

```
// Wait for DUT to update output.
                         @(posedge clk);
                         \ensuremath{//} Compare DUT output with the golden model.
 101
                         if (dut_out !== expected) begin
102
                                 $display("ERROR_at_time_%0t:_operand1=%0d,_operand2=%0d,_opcode=%s,_DUT_out=%0d,_expected=%0d",
 103
                                                           $time, operand1, operand2, opcode.name(), dut_out, expected);
104
                                error_count++;
105
                         end else begin
                                 $display("PASS_at_time_w%0t:_operand1=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,_operand2=\%0d,
107
                                                           $time, operand1, operand2, opcode.name(), dut_out);
108
109
                    end
110
                    display(Test_{\square}completed_{\square}with_{\square}%0d_{\square}errorsT, error_count);
112
113
                    @(posedge clk);
114
                    rst = 1;
115
                    #20;
116
117
                    $finish;
119
120
121 endmodule
         1.2 2. Package code
   \ensuremath{//} Package containing stimulus class and coverage
         //-----
         package alu_pkg;
               \ensuremath{//} Define an opcode enumeration for the ALU operations.
               typedef enum logic [1:0] { ADD, SUB, MULT, DIV } opcode_e;
               // Class to randomize ALU inputs and capture functional coverage
  11
               class alu_cfg;
                   // Randomizable inputs:
                    rand byte operand1;
  14
                    rand byte operand2;
                    rand opcode_e opcode;
                    // A clock signal used for covergroup sampling. This must be
                    // connected from the testbench.
                    // Functional coverage group to cover all randomized inputs.
  22
                    covergroup cg_inputs;
  23
                         // Coverpoints for each input:
                         coverpoint operand1;
                         coverpoint operand2;
  26
                         coverpoint opcode;
```

endgroup

31

32

33

51 52

54 55

56

57

58

59 60

61 62

63

64

69

70 endpackage

function new();

endfunction

endfunction

cg_inputs = new();

cg_inputs.sample();

function void post_randomize();

constraint operand_corner {

// Similarly for operand2.

operand1 dist { 0 :/ 10, -128 :/ 10, [-127:-1]:/40,[1:127] :/ 40

operand2 dist {

:/ 10, -128 :/ 10,

[-127:-1]:/40,

constraint opcode_dist {

[1:127] :/ 40

0

endclass : alu_cfg

};

// Constructor: instantiate the covergroup.

// ensure all ALU operations occur.

//----// Constraint to enforce corner cases for operands and

// and any value in between in 30% of cases.

// Force operand1 to be 0 or max (8'hFF) in 20% of cases

opcode dist { ADD:= 25, SUB:= 25, MULT:= 25, DIV:= 25 };

// This method is called after randomization to sample the covergroup.

// Ensure that each ALU operation (ADD, SUB, MULT, DIV) occurs equally often.

1.3 3. Design code

```
2 // DUT: ALU Sequence Module
4 module alu_seq(
     input byte
                     operand1,
     input byte
                     operand2,
                    clk,
     input
                    rst,
     input
     input alu_pkg::opcode_e opcode,
     output byte
                    out
11 );
12
     // On every positive edge of the clock, process reset or ALU operation.
     always @(posedge clk) begin
13
       if (rst)
14
15
         out <= 0;
16
       else
         case (opcode)
17
           alu_pkg::ADD: out <= operand1 + operand2;</pre>
18
           alu_pkg::SUB: out <= operand1 - operand2;</pre>
19
           alu_pkg::MULT: out <= operand1 * operand2;</pre>
20
           alu_pkg::DIV: out <= operand1 / operand2;</pre>
21
                           out <= 0;
           default:
22
         endcase
23
24
     end
   endmodule
```

1.4 4. Bug report

there is a bug i didn't fix this alu does not have the logic when operand2 = 0 and division that not valid but it is give zero as de

1.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ALU_1	When reset is asserted,	- Directed reset at the start of	- Reset transitions are cap-	- The testbench verifies
	the output should be re-	simulation via reset_task()	tured through testbench	that when rst is high, the
	set to 0.	Reset applied for 2 clock cycles.	observations Reset appli-	output is driven to 0 Er-
			cation is controlled and de-	ror reporting if behavior de-
			terministic.	viates from expected.
ALU_{-2}	When opcode is ADD,	- Randomize opcode using op-	- The covergroup tracks op-	- After each operation,
	the ALU should perform	code_dist constraint ensuring	code and operands to en-	the testbench calls
	addition on operands 1	ADD appears 25% of the	sure corner cases are exer-	golden_model() to con-
	and 2.	time Corner-case inputs for	cised All possible ADD	$firm dut_out == operand1$
		operand1 and operand2 under	operations should be cov-	+ operand2 Errors are
		operand_corner constraints (fa-	ered with emphasis on edge	flagged and counted if out-
		voring 0, -128, and range val-	cases.	put differs from expected
		ues).		value.
ALU_3	When opcode is SUB,	- Randomize opcode using op-	- The covergroup tracks op-	- Golden model confirms
	the ALU should perform	code_dist constraint ensuring	code and operands to en-	$dut_out == operand1 -$
	subtraction on operands	SUB appears 25% of the time.	sure corner cases of subtrac-	operand2 Error detec-
	1 and 2.	- Corner-case inputs follow the	tion are exercised Spe-	tion and reporting for mis-
		operand_corner distribution.	cial attention to underflow	matches.
A T TT 4	3371 1 · MIII/D	D 1 : 1 :	cases.	
ALU_4	When opcode is MULT,	- Randomize opcode using op-	- The covergroup tracks op-	- Golden model confirms
	the ALU should per-	code_dist constraint ensuring	code and operands to en-	dut_out == operand1 *
	form multiplication on	MULT appears 25% of the	sure multiplication corner	operand2 Error reporting
	operands 1 and 2.	time Corner-case inputs fol- low the operand_corner distri-	cases are exercised Spe-	for any discrepancies.
		bution with special emphasis on	cial focus on multiplication by 0, -1, and maximum val-	
		0 values.	ues.	
ALU_5	When opcode is DIV, the	- Randomize opcode using op-	- The covergroup tracks op-	- Golden model confirms
ALC_5	ALU should perform di-	code_dist constraint ensuring	code and operands to en-	$dut_out == operand1 /$
	vision on operands 1 and	DIV appears 25% of the time.	sure division corner cases	operand2 Special han-
	2.	- Corner-case inputs follow the	are exercised Special fo-	dling for division by zero
	2.	operand_corner distribution	cus on division by 1, -1, and	cases in both DUT and
		Special handling to avoid divi-	maximum values.	golden model for consis-
		sion by zero.		tency.
ALU_6	The ALU should han-	- Operand corner constraints	- The covergroup tracks	- For all operations with
	dle all possible combina-	force 0 and -128 values to ap-	operand values to ensure all	corner cases, the golden
	tions of corner cases for	pear 10% each Remaining	byte ranges are covered	model provides expected re-
	operands.	80% of values are distributed	Special tracking of corner	sults for comparison
	•	across negative and positive	case combinations.	Special attention to over-
		ranges.		flow/underflow scenarios.
ALU_7	Operations should com-	- Various timing scenarios gen-	- Coverage of timing re-	- Testbench checks that
	plete within one clock cy-	erated through controlled clock	quirements through test-	output is updated after one
	cle.	phasing Randomization	bench monitoring Ensure	clock cycle following input
		across 500 test cases.	operations complete in ex-	changes Timing vio-
			pected timeframe.	lations would be captured
				and reported.

Table 1: ALU Verification Plan

1.6 6. Do File

```
vlib work
vlog alu_pkg.sv alu_seq.sv alu_tb.sv +cover -covercells
vsim -voptargs=+acc work.alu_tb -cover
add wave *
coverage save alu_tb.ucdb -onexit
coverage exclude -src alu_seq.sv -line 22
run -all

# to run do file
#— do run.txt
# to execute coverage report (one for code coverage and other fuctional coverage)
# — vcover report alu_tb.ucdb -details -annotate -all -output coverage_rpt.txt -du=alu_seq
# — vcover report -details -cvg -output alu_coverage_report.txt alu_tb.ucdb
```

1.7 7. functional Coverage Report

Coverage Report by DU with details

```
Branch Coverage:
Enabled Coverage
Branches

Bins
Hits
Misses
Coverage

100.00%
```

=Branch Details==

Branch Coverage for Design Unit work.alu_seq

Line	${\bf Item}$	Count	Source
File alu_s	eq.sv	IE Door d	
		IF Branch	
14		989	Count coming in to IF
14	1	2	if (rst)
16	1	987	else
Branch total	g. 2 hits of 2 h	ranahas - 100 00%	

Branch totals: 2 hits of 2 branches = 100.00%

```
-CASE Branch-
                                                      Count coming in to CASE
    17
                                              987
                                                               alu_pkg::ADD: out <= operand1 + operand2;
                    1
                                              242
    18
                    1
                                                               alu_pkg::SUB: out <= operand1 - operand2;
    19
                                              262
    20
                    1
                                              236
                                                               alu_pkg::MULT: out <= operand1 * operand2;
                                                               alu_pkg::DIV: out <= operand1 / operand2;
                                              247
Branch totals: 4 hits of 4 branches = 100.00\%
```

Statement Coverage:				
Enabled Coverage	$_{ m Bins}$	$_{ m Hits}$	Misses	Coverage
Statements	6	6	0	100.00%

=Statement Details

 $Statement\ Coverage\ for\ Design\ Unit\ work.\ alu_seq\ -\!\!\!\!-$

Line	${\rm Item}$		Count	Source
File alu_se	eq.sv			
4				module alu_seq(
5				input byte operand1,
6				input byte operand2,
7				$\operatorname{input} \qquad \operatorname{clk} ,$
8				$\operatorname{input} \operatorname{rst}$,
9				input alu_pkg::opcode_e opcode,
10				output byte out
11);
12				// On every positive edge of the clock, process reset or ALU operation.
13	1		989	always @(posedge clk) begin
14				if (rst)
15	1		2	$out \le 0;$
16				else
17				case (opcode)
18	1		242	alu_pkg::ADD: out <= operand1 + operand2;
19	1		262	$alu_pkg::SUB: out \le operand1 - operand2;$
20	1		236	alu_pkg::MULT: out <= operand1 * operand2;
21	1		247	$alu_pkg::DIV: out \le operand1 / operand2;$
Toggle Cover	age:			
Enabled	_	Bins	$_{ m Hits}$	Misses Coverage
$\overline{\text{Toggles}}$		56	56	0 100.00%

Toggle Details————

Toggle Coverage for Design Unit work.alu_seq

Node $1H\rightarrow0L$ $0L\rightarrow1H$ "Coverage"

clk	1	1	100.00
$\operatorname{opcode}\left[0-1 ight]$	1	1	100.00
$\operatorname{operand1}\left[0-7\right]$	1	1	100.00
$\operatorname{operand2}\left[0-7 ight]$	1	1	100.00
$\operatorname{out}\left[0-7 ight]$	1	1	100.00
rst	1	1	100.00

 $Toggle\ Coverage \qquad = \qquad 100.00\%\ (56\ of\ 56\ bins)$

Total Coverage By Design Unit (filtered view): 100.00%

1.8 8. code Coverage Report

Coverage Report by instance with details

= Instance: /alu_pkg = Design Unit: work.alu_pkg

Covergroup Coverage:

 Covergroups
 1
 na
 na
 100.00%

 Coverpoints/Crosses
 3
 na
 na
 na

 Covergroup Bins
 132
 132
 0
 100.00%

Covergroup Bins 132	132 0 100 .	00%		
Covergroup	Metric	Goal	Bins	Status
TYPE /alu_pkg/alu_cfg/cg_inputs	100.00%	100		Covered
covered/total bins:	132	132	_	
missing/total bins:	0	132	_	
% Hit:	100.00%	100	_	
Coverpoint operand1	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	64	64	_	
missing/total bins:	$0\\100.00\%$	64	_	
% Hit: bin auto[-128 : -125]	100.00% 16	100 1	_	Covered
bin auto $[-124:-125]$	4	1	_	Covered
bin auto $[-120:-117]$	20	1	_	Covered
bin auto $[-116:-113]$	16	1	_	Covered
bin auto $[-112:-109]$	14	1	_	Covered
bin auto $[-108:-105]$	6	1	_	Covered
bin auto $[-104:-101]$	18	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-100 {:} {-97}\right]$	20	1	_	$\operatorname{Covered}$
$\operatorname{bin} \ \operatorname{auto} \left[-96 \colon -93 \right]$	16	1	_	$\operatorname{Covered}$
$\operatorname{bin} \ \operatorname{auto} \left[-92 \colon -89 \right]$	10	1	_	$\operatorname{Covered}$
$\operatorname{bin} \ \operatorname{auto} \left[-88 \text{:} -85 \right]$	6	1	_	$\operatorname{Covered}$
bin auto $[-84:-81]$	12	1	_	$\operatorname{Covered}$
bin auto $[-80:-77]$	12	1	_	Covered
bin auto $[-76:-73]$	26	1	_	Covered
bin auto $[-72:-69]$	16	1	_	Covered
bin auto $[-68:-65]$	18	1	_	Covered
bin auto $[-64:-61]$	12	1	_	Covered
bin auto $[-60:-57]$	16	1	_	Covered
$egin{array}{ll} ext{bin} & ext{auto} [-56 \hbox{:} -53] \ ext{bin} & ext{auto} [-52 \hbox{:} -49] \end{array}$	$\begin{array}{c} 16 \\ 24 \end{array}$	1	_	Covered Covered
bin auto $[-32, -49]$	$\frac{24}{26}$	1	_	Covered
bin auto $[-44:-41]$	$\frac{20}{20}$	1	_	Covered
bin auto $[-40:-37]$	16	1	_	Covered
bin auto $[-36:-33]$	18	1	_	Covered
bin auto $[-32:-29]$	20	1	_	Covered
bin auto $[-28:-25]$	16	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-24 {:} {-21} \right]$	18	1	_	$\operatorname{Covered}$
$\operatorname{bin} \ \operatorname{auto}\left[-20\!:\!-17\right]$	4	1	_	$\operatorname{Covered}$
$\operatorname{bin} \ \operatorname{auto} \left[-16 \text{:-} 13\right]$	12	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-12 \colon -9 \right]$	12	1	_	$\operatorname{Covered}$
bin auto $[-8:-5]$	16	1	_	Covered
bin auto $[-4:-1]$	16	1	_	Covered
bin auto [0:3]	14	1	_	Covered
bin auto [4:7]	10	1	_	Covered
bin auto [8:11]	$\begin{array}{c} 10 \\ 12 \end{array}$	1	_	Covered Covered
bin auto [12:15] bin auto [16:19]	$\frac{12}{28}$	1 1	_	Covered
bin auto $[20:23]$	$\frac{28}{26}$	1	_	Covered
bin auto $[24:27]$	8	1	_	Covered
bin auto [28:31]	20	1	_	Covered
bin auto [32:35]	14	1	_	Covered
bin auto [36:39]	16	1	_	Covered
bin auto [40:43]	16	1	_	Covered
bin auto [44:47]	20	1	_	Covered
bin auto [48:51]	6	1	_	Covered
bin auto [52:55]	12	1	_	Covered
bin auto [56:59]	12	1	_	Covered
bin auto [60:63]	16	1	_	Covered
1: (64.67)				~ .
$\begin{array}{ll} \text{bin auto} \left[64:67\right] \\ \text{bin auto} \left[68:71\right] \end{array}$	18 12	1	_	Covered Covered

bin auto [72:75]	18	1	_	Covered
bin auto [76:79]	18	1	_	Covered
bin auto [80:83]	12	1	_	Covered
bin auto [84:87]	12	1	_	Covered
bin auto [88:91]	14	1	_	Covered
bin auto [92:95]	22	1	_	Covered
bin auto [96:99]	22	1	_	Covered
bin auto [100:103]	8	1	_	Covered
bin auto [104:107]	22	1	_	Covered
bin auto [108:111]	12	1	_	Covered
bin auto [112:115]	16	1	_	Covered
bin auto [116:119]	16	1	_	Covered
bin auto [120:123]	22	1	_	Covered
bin auto [124:127]	100.00%	1	_	Covered
Coverpoint operand2	100.00%	$100 \\ 64$	_	Covered
covered/total bins:	64	64	_	
missing/total bins: % Hit:	100.00%	100	_	
bin auto $[-128:-125]$	6	1	_	Covered
bin auto $[-123123]$	16	1	_	Covered
bin auto $[-124, -121]$	18	1	_	Covered
bin auto $[-116:-113]$	18	1	_	Covered
bin auto $[-112:-109]$	6	1	_	Covered
bin auto $[-108:-105]$	$1\overline{2}$	1	_	Covered
bin auto $[-104:-101]$	$\overline{26}$	1	_	Covered
bin auto $[-100:-97]$	10	1	_	Covered
bin auto $[-96:-93]$	14	1	_	Covered
bin auto $[-92:-89]$	26	1	_	Covered
bin auto $[-88:-85]$	8	1	_	Covered
bin auto $[-84:-81]$	18	1	_	Covered
bin auto $[-80:-77]$	10	1	_	Covered
bin auto $[-76:-73]$	28	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-72 : -69 \right]$	18	1	_	Covered
bin auto $[-68:-65]$	4	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-64 \!:\! -61 \right]$	8	1	_	Covered
bin auto $[-60:-57]$	12	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-56 : -53 \right]$	18	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-52 \colon -49 \right]$	16	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-48{:}{-}45 \right]$	14	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-44 {:} {-41} \right]$	10	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}\left[-40\!:\!-37\right]$	22	1	_	Covered
$\mathtt{bin} \ \ \mathtt{auto} [-36 \colon\! -33]$	20	1	_	$\operatorname{Covered}$
$\operatorname{bin} \ \operatorname{auto}\left[-32 \colon\! -29\right]$	14	1	_	Covered
$\mathtt{bin} \ \ \mathtt{auto} [-28 \colon\! -25]$	18	1	_	Covered
$\hbox{bin } \hbox{auto} \big[-24 \mathpunct{:}\! -21 \big]$	24	1	_	Covered
$\mathrm{bin} \ \mathrm{auto} \left[-20 \colon\! -17\right]$	10	1	_	Covered
bin auto $[-16:-13]$	20	1	_	Covered
bin auto $[-12:-9]$	22	1	_	Covered
bin auto $[-8:-5]$	16	1	_	Covered
bin auto $[-4:-1]$	14	1	_	Covered
bin auto [0:3]	10	1	_	Covered
bin auto [4:7]	14	1	_	Covered
bin auto [8:11]	8	1	_	Covered
bin auto [12:15]	14	1	_	Covered
bin auto $[16:19]$	$8\\12$	1 1	_	Covered Covered
$egin{array}{ll} ext{bin auto} \left[20\!:\!23 ight] \ ext{bin auto} \left[24\!:\!27 ight] \end{array}$	6	1	_	Covered
bin auto [24.27]	16	1	_	Covered
bin auto [32:35]	16	1	_	Covered
bin auto [32:33]	30	1	_	Covered
bin auto [40:43]	18	1	_	Covered
bin auto [44:47]	$\frac{16}{24}$	1	_	Covered
bin auto [48:51]	14	1	_	Covered
bin auto [52:55]	16	1	_	Covered
bin auto [56:59]	20	1	_	Covered
bin auto [60:63]	12	1	_	Covered
bin auto [64:67]	26	1	_	Covered
bin auto [68:71]	20	1	_	Covered
bin auto $[72:75]$	14	1	_	Covered
bin auto [76:79]	18	1	_	Covered
bin auto [80:83]	16	1	_	Covered
bin auto [84:87]	22	1	_	Covered
bin auto [88:91]	6	1	_	Covered
bin auto [92:95]	6	1	_	Covered
bin auto [96:99]	26	1	_	Covered
bin auto [100:103]	22	1	_	Covered
bin auto [104:107]	14	1	_	Covered
bin auto [108:111]	24	1	_	Covered
bin auto [112:115]	10	1	_	Covered
bin auto [116:119]	14	1	_	Covered
bin auto [120:123]	10	1	_	Covered
bin auto [124:127]	18	1	_	Covered
Coverpoint opcode	100.00%	100	_	Covered
covered/total bins:	4	4	_	
missing/total bins: % Hit:	$0 \\ 100.00\%$	$\begin{array}{c} 4 \\ 100 \end{array}$	_	
% Hit: bin auto [ADD]	100.00% 246	100		Covered
bin auto [SUB]	$\begin{array}{c} 240 \\ 262 \end{array}$	1	_	Covered
bin auto [MULT]	$\frac{202}{236}$	1	_	Covered
bin auto [DIV]	256	1	_	Covered
	200	-		

Covergroup	Metric	Goal	Bins	Status
TYPE /alu_pkg/alu_cfg/cg_inputs	100.00%	100		Covered
covered/total bins: missing/total bins:	$132 \\ 0$	132 132	_	0010104
% Hit:	100.00%	100	_	C
Coverpoint operand1 covered/total bins:	$100.00\%\ 64$	$100 \\ 64$	_ _	Covered
missing/total bins: % Hit:	$0 \\ 100.00\%$	$64 \\ 100$	_	
$\begin{array}{ll} ext{bin auto} [-128 {:} -125] \ ext{bin auto} [-124 {:} -121] \end{array}$	$\frac{16}{4}$	1 1	_	Covered Covered
$\operatorname{bin} \ \operatorname{auto} \left[-120 \colon\! -117 \right]$	20	1	_	Covered
$egin{array}{ll} ext{bin auto} [-116\!:\!-113] \ ext{bin auto} [-112\!:\!-109] \end{array}$	$\frac{16}{14}$	1	_	Covered Covered
$egin{array}{ll} ext{bin} & ext{auto} [-108 {:} {-} 105] \ ext{bin} & ext{auto} [-104 {:} {-} 101] \end{array}$	$\frac{6}{18}$	1 1	_	Covered Covered
bin auto $[-100:-97]$ bin auto $[-96:-93]$	20 16	1 1	_	Covered Covered
bin auto $[-92:-89]$ bin auto $[-88:-85]$	10	1	_	Covered Covered
bin auto [-84:-81]	$\begin{matrix} 6 \\ 12 \end{matrix}$	1	_	Covered
$\begin{array}{ll} \text{bin } \text{ auto} \left[-80\text{:}-77\right] \\ \text{bin } \text{ auto} \left[-76\text{:}-73\right] \end{array}$	$\begin{array}{c} 12 \\ 26 \end{array}$	1 1	_	Covered Covered
bin auto $[-72:-69]$ bin auto $[-68:-65]$	16 18	1 1	_	Covered Covered
$\operatorname{bin} \ \operatorname{auto} \left[-64 {:} -61 \right]$	12 16	1	_	Covered Covered
$\begin{array}{ll} \text{bin } \text{ auto} \left[-60 \text{:} -57\right] \\ \text{bin } \text{ auto} \left[-56 \text{:} -53\right] \end{array}$	16	1 1	_	Covered
$egin{array}{ll} ext{bin} & ext{auto} \left[-52 dots - 49 ight] \ ext{bin} & ext{auto} \left[-48 dots - 45 ight] \end{array}$	$\begin{array}{c} 24 \\ 26 \end{array}$	1 1	_	Covered Covered
bin auto $[-44:-41]$ bin auto $[-40:-37]$	$\begin{array}{c} 20 \\ 16 \end{array}$	1 1	_	Covered Covered
bin auto[-36:-33]	18	1	_	Covered
$egin{array}{ll} ext{bin} & ext{auto} \left[-32 ext{:} -29 ight] \ ext{bin} & ext{auto} \left[-28 ext{:} -25 ight] \end{array}$	$\frac{20}{16}$	1	_	Covered Covered
$egin{array}{ll} ext{bin} & ext{auto} \left[-24 ext{:} -21 ight] \ ext{bin} & ext{auto} \left[-20 ext{:} -17 ight] \end{array}$	$\frac{18}{4}$	1 1	_	Covered Covered
$egin{array}{ll} ext{bin auto} \left[-16\!:\!-13 ight] \ ext{bin auto} \left[-12\!:\!-9 ight] \end{array}$	$12\\12$	1 1	_	Covered Covered
bin auto $[-8:-5]$	16	1	_	Covered
$egin{array}{ll} ext{bin} & ext{auto} \left[-4 ightharpoonup -1 ight] \ ext{bin} & ext{auto} \left[0 ightharpoonup 3 ight] \end{array}$	$\frac{16}{14}$	1	_	Covered Covered
bin auto $[4:7]$ bin auto $[8:11]$	$10\\10$	1 1	_	Covered Covered
$\begin{array}{ll} \text{bin auto} \begin{bmatrix} 12:15 \end{bmatrix} \\ \text{bin auto} \begin{bmatrix} 16:19 \end{bmatrix} \end{array}$	$\begin{array}{c} 12 \\ 28 \end{array}$	1 1	_	Covered Covered
$\operatorname{bin} \ \operatorname{auto} \left[20 \colon\! 23 \right]$	$egin{array}{c} 26 \ 8 \end{array}$	1	_	Covered
$\begin{array}{ll} \text{bin auto} \left[24:27\right] \\ \text{bin auto} \left[28:31\right] \end{array}$	20	1	_	Covered Covered
$\begin{array}{ll} \text{bin auto} \left[32 \colon\! 35 \right] \\ \text{bin auto} \left[36 \colon\! 39 \right] \end{array}$	$\frac{14}{16}$	1 1	_	Covered Covered
$\begin{array}{ll} \text{bin } \text{ auto} \begin{bmatrix} 40 \colon \! 43 \end{bmatrix} \\ \text{bin } \text{ auto} \begin{bmatrix} 44 \colon \! 47 \end{bmatrix} \end{array}$	$\frac{16}{20}$	1 1	_	Covered Covered
bin auto $[48:51]$ bin auto $[52:55]$	$\begin{matrix} 6 \\ 12 \end{matrix}$	1	_	Covered Covered
$\texttt{bin auto} \big[56 \!:\! 59 \big]$	12	1	_	Covered
$\begin{array}{ll} \text{bin auto} \left[60 \colon 63\right] \\ \text{bin auto} \left[64 \colon 67\right] \end{array}$	$\frac{16}{18}$	1 1	_	Covered Covered
$\begin{array}{ll} \text{bin auto} \left[68:71 \right] \\ \text{bin auto} \left[72:75 \right] \end{array}$	12 18	1 1		Covered Covered
bin auto [76:79] bin auto [80:83]	18 12	1	_	Covered Covered
bin auto [84:87]	12	1	_	Covered
$\begin{array}{ll} \text{bin auto} \left[88:91 \right] \\ \text{bin auto} \left[92:95 \right] \end{array}$	$14\\22$	1	_	Covered Covered
bin auto [96:99] bin auto [100:103]	$\frac{22}{8}$	1 1	_	Covered Covered
bin auto [104:107] bin auto [108:111]	$\begin{array}{c} 22 \\ 12 \end{array}$	1 1	_	Covered Covered
bin auto [112:115]	16	1	_	Covered Covered
bin auto $[116:119]$ bin auto $[120:123]$	$\frac{16}{22}$	1	_	Covered
$\begin{array}{c} \text{bin auto} \left[124 \hbox{:} 127\right] \\ \text{Coverpoint operand2} \end{array}$	$\frac{24}{100.00\%}$	$\begin{matrix} 1 \\ 100 \end{matrix}$		Covered Covered
<pre>covered/total bins: missing/total bins:</pre>	$64 \\ 0$	64 64		
% Hit: bin auto[-128:-125]	100.00%	100	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[-124 \text{:} -121 \right]$	16	1	_	Covered
$egin{array}{ll} ext{bin} & ext{auto} [-120 \colon -117] \ ext{bin} & ext{auto} [-116 \colon -113] \end{array}$	18 18	1 1	_	Covered Covered
$egin{array}{ll} ext{bin auto} & [-112 {:} -109] \ ext{bin auto} & [-108 {:} -105] \end{array}$	$6\\12$	1 1	_	Covered Covered
bin auto $[-104:-101]$ bin auto $[-100:-97]$	26 10	1 1	_	Covered Covered
bin auto[-96:-93]	14	1	_	Covered
bin auto $[-92:-89]$ bin auto $[-88:-85]$	26 8	1 1		Covered Covered
bin auto[-84:-81]	18	1	_	$\operatorname{Covered}$

$\operatorname{bin} \ \operatorname{auto}\left[-80{:}{-}77\right]$	10	1	_	Covered
bin auto $[-76:-73]$	28	1	_	Covered
$\operatorname{bin} \ \operatorname{auto}\left[-72 : -69\right]$	18	1	_	Covered
bin auto $[-68:-65]$	4	1	_	Covered
bin auto $[-64:-61]$	8	1	_	Covered
bin auto $[-60:-57]$	12	1	_	Covered
bin auto $[-56:-53]$	18	1	_	Covered
bin auto $[-52:-49]$	16	1	_	Covered
bin auto $[-48:-45]$	14	1	_	Covered
bin auto $\begin{bmatrix} -44:-41 \end{bmatrix}$	10	1	_	Covered
bin auto $[-40:-37]$	22	1	_	Covered
bin auto $[-36:-33]$	20	1	_	Covered
bin auto $[-32:-29]$	14	1	_	Covered
bin auto $[-28:-25]$	18	1	_	Covered
bin auto $[-24:-21]$	$\frac{10}{24}$	1	_	Covered
bin auto $[-24, -21]$	10	1		Covered
bin auto $[-2617]$	20	1		Covered
bin auto $[-1013]$	$\frac{20}{22}$	1	_	Covered
			_	
bin auto $[-8:-5]$	16	1	_	Covered
bin auto $[-4:-1]$	14	1	_	Covered
bin auto $[0:3]$	10	1	_	Covered
bin auto [4:7]	14	1	_	Covered
bin auto [8:11]	8	1	_	Covered
bin auto [12:15]	14	1	_	Covered
bin auto [16:19]	8	1	_	Covered
bin auto [20:23]	12	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[24 \colon 27 \right]$	6	1	_	Covered
bin auto [28:31]	16	1	_	Covered
bin auto [32:35]	16	1	_	Covered
bin auto [36:39]	30	1	_	Covered
bin auto [40:43]	18	1	_	Covered
bin auto [44:47]	24	1	_	Covered
bin auto [48:51]	14	1	_	Covered
bin auto [52:55]	16	1	_	Covered
bin auto [56:59]	20	1	_	Covered
bin auto [60:63]	12	1	_	Covered
bin auto [64:67]	26	1	_	Covered
bin auto [68:71]	20	1	_	Covered
bin auto [72:75]	14	1	_	Covered
bin auto [76:79]	18	1	_	Covered
bin auto [80:83]	16	1	_	Covered
bin auto [84:87]	$\frac{10}{22}$	1		Covered
bin auto [88:91]	6	1		Covered
, ,	6	1	_	Covered
bin auto [92:95]		1	_	Covered
bin auto [96:99]	26	_	_	
bin auto [100:103]	22	1	_	Covered
bin auto [104:107]	14	1	_	Covered
bin auto [108:111]	24	1	_	Covered
bin auto [112:115]	10	1	_	Covered
bin auto [116:119]	14	1	_	Covered
bin auto [120:123]	10	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[124{:}127\right]$	18	1	_	Covered
Coverpoint opcode	100.00%	100	_	Covered
covered/total bins:	4	4	_	
missing/total bins:	0	4	_	
% Hit:	100.00%	100	_	
bin auto [ADD]	246	1	_	Covered
bin auto [SUB]	262	1	_	Covered
bin auto MULT	236	1	_	Covered
bin auto DIV	256	1	_	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

1.9 9. Waveform




Figure 1: simulation waveform

```
# Saving coverage database on exit...
# End time: 09:38:29 on Apr 01,2025, Elapsed time: 0:01:56
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc" work.alu_tb -coverage
# Start time: 09:38:29 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.alu_pkg(fast)
# Loading work.alu_tb_sv_unit(fast)
# Loading work.alu_tb_sv_unit(fast)
```

```
# Loading work.alu_seq(fast)
# PASS at time 35: operand1=0, operand2=-38, opcode=MULT, out=0
\# PASS  at time 55: operand1=-74, operand2=-20, opcode=DIV, out=3
# PASS at time 75: operand1=31, operand2=26, opcode=SUB, out=5
# PASS at time 95: operand1=-67, operand2=-28, opcode=MULT, out=84
# PASS at time 115: operand1=-128, operand2=76, opcode=MULT, out=0
# PASS at time 135: operand1=21, operand2=-24, opcode=DIV, out=0
\# PASS at time 155: operand1=-111, operand2=-89, opcode=MULT, out=-105
# PASS at time 175: operand1=-93, operand2=0, opcode=MULT, out=0
\# PASS at time 195: operand1=104, operand2=-49, opcode=MULT, out=24
# PASS at time 215: operand1=47, operand2=-87, opcode=MULT, out=7
\# PASS at time 235: operand1=124, operand2=29, opcode=ADD, out=-103
# PASS at time 255: operand1=116, operand2=109, opcode=DIV, out=1
\# PASS at time 275: operand1=43, operand2=75, opcode=MULT, out=-103
# PASS at time 295: operand1=127, operand2=122, opcode=ADD, out=-7
# PASS at time 315: operand1=80, operand2=47, opcode=DIV, out=1
# PASS at time 335: operand1=86, operand2=-128, opcode=ADD, out=-42
\# PASS  at time 355: operand1=125, operand2=46, opcode=DIV, out=2
# PASS at time 375: operand1=-74, operand2=106, opcode=MULT, out=92
# PASS at time 395: operand1=101, operand2=0, opcode=MULT, out=0
\# PASS at time 415: operand1=94, operand2=-13, opcode=DIV, out=-7
\# PASS  at time 435: operand1=57, operand2=-11, opcode=SUB, out=68
# PASS at time 455: operand1=-18, operand2=-18, opcode=MULT, out=68
\# PASS at time 475: operand1=75, operand2=8, opcode=MULT, out=88
# PASS at time 495: operand1=112, operand2=15, opcode=DIV, out=7
# PASS at time 515: operand1=55, operand2=32, opcode=MULT, out=-32
# PASS at time 535: operand1=-55, operand2=108, opcode=SUB, out=93
\# PASS at time 555: operand1=-105, operand2=-94, opcode=DIV, out=1
# PASS at time 575: operand1=-6, operand2=-111, opcode=DIV, out=0
# PASS at time 595: operand1=9, operand2=-116, opcode=DIV, out=0
\# PASS at time 615: operand1=-75, operand2=66, opcode=SUB, out=115
# PASS at time 635: operand1=10, operand2=-64, opcode=DIV, out=0
# PASS at time 655: operand1=100, operand2=16, opcode=DIV, out=6
# PASS at time 675: operand1=-24, operand2=-39, opcode=SUB, out=15
# PASS at time 695: operand1=47, operand2=-128, opcode=DIV, out=0
# PASS at time 715: operand1=-104, operand2=-92, opcode=ADD, out=60
# PASS at time 735: operand1=0, operand2=54, opcode=ADD, out=54
# PASS at time 755: operand1=0, operand2=-56, opcode=MULT, out=0
# PASS at time 775: operand1=77, operand2=-114, opcode=DIV, out=0
# PASS at time 795: operand1=-23, operand2=33, opcode=SUB, out=-56
# PASS at time 815: operand1=0, operand2=53, opcode=DIV, out=0
# PASS at time 835: operand1=-84, operand2=74, opcode=DIV, out=-1
# PASS at time 855: operand1=-98, operand2=-101, opcode=ADD, out=57
# PASS at time 875: operand1=0, operand2=4, opcode=ADD, out=4
# PASS at time 895: operand1=-44, operand2=43, opcode=MULT, out=-100
\# PASS at time 915: operand1=-127, operand2=-103, opcode=ADD, out=26
# PASS at time 935: operand1=0, operand2=-92, opcode=ADD, out=-92
# PASS at time 955: operand1=83, operand2=-81, opcode=ADD, out=2
# PASS at time 975: operand1=50, operand2=50, opcode=ADD, out=100
# PASS at time 995: operand1=-73, operand2=0, opcode=DIV, out=0
# PASS at time 1015: operand1=50, operand2=0, opcode=DIV, out=0
# PASS at time 1035: operand1=0, operand2=90, opcode=ADD, out=90
# PASS at time 1055: operand1=2, operand2=0, opcode=MULT, out=0
# PASS at time 1075: operand1=-40, operand2=-128, opcode=ADD, out=88
# PASS at time 1095: operand1=6, operand2=9, opcode=MULT, out=54
# PASS at time 1115: operand1=16, operand2=-123, opcode=MULT, out=80
# PASS at time 1135: operand1=2, operand2=51, opcode=SUB, out=-49
# PASS at time 1155: operand1=-128, operand2=36, opcode=SUB, out=92
# PASS at time 1175: operand1=-93, operand2=-128, opcode=SUB, out=35
# PASS at time 1195: operand1=69, operand2=-128, opcode=MULT, out=-128
# PASS at time 1215: operand1=-31, operand2=113, opcode=SUB, out=112
# PASS at time 1235: operand1=0, operand2=32, opcode=MULT, out=0
# PASS at time 1255: operand1=-9, operand2=0, opcode=MULT, out=0
# PASS at time 1275: operand1=0, operand2=0, opcode=SUB, out=0
\# PASS at time 1295: operand1=-96, operand2=-16, opcode=ADD, out=-112
# PASS at time 1315: operand1=-128, operand2=10, opcode=DIV, out=-12
\# PASS at time 1335: operand1=-35, operand2=-82, opcode=MULT, out=54
# PASS at time 1355: operand1=126, operand2=103, opcode=DIV, out=1
# PASS at time 1375: operand1=36, operand2=-107, opcode=DIV, out=0
\# PASS at time 1395: operand1=-33, operand2=-110, opcode=MULT, out=46
\# PASS at time 1415: operand1=-128, operand2=-26, opcode=DIV, out=4
# PASS at time 1435: operand1=-20, operand2=-30, opcode=SUB, out=10
\# PASS  at time 1455: operand1=-34, operand2=-67, opcode=SUB, out=33
# PASS at time 1475: operand1=-106, operand2=-44, opcode=ADD, out=106
\# PASS  at time 1495: operand1=51, operand2=-38, opcode=MULT, out=110
\# PASS  at time 1515: operand1=-42, operand2=0, opcode=SUB, out=-42
\# PASS at time 1535: operand1=107, operand2=-34, opcode=ADD, out=73
# PASS at time 1555: operand1=-33, operand2=-121, opcode=SUB, out=88
# PASS at time 1575: operand1=46, operand2=-39, opcode=MULT, out=-2
\# PASS at time 1595: operand1=68, operand2=51, opcode=SUB, out=17
# PASS at time 1615: operand1=73, operand2=-42, opcode=MULT, out=6
# PASS at time 1635: operand1=23, operand2=19, opcode=ADD, out=42
# PASS at time 1655: operand1=124, operand2=30, opcode=DIV, out=4
# PASS at time 1675: operand1=-128, operand2=0, opcode=MULT, out=0
\# PASS at time 1695: operand1=54, operand2=-115, opcode=MULT, out=-66
# PASS at time 1715: operand1=19, operand2=8, opcode=SUB, out=11
# PASS at time 1735: operand1=88, operand2=-67, opcode=MULT, out=-8
# PASS at time 1755: operand1=-54, operand2=93, opcode=DIV, out=0
# PASS at time 1775: operand1=6, operand2=-104, opcode=SUB, out=110
# PASS at time 1795: operand1=-128, operand2=-32, opcode=ADD, out=96
# PASS at time 1815: operand1=0, operand2=-5, opcode=SUB, out=5
# PASS at time 1835: operand1=-29, operand2=-59, opcode=DIV, out=0
```

```
# PASS at time 1855: operand1=-36, operand2=11, opcode=MULT, out=116
\# PASS at time 1875: operand1=-21, operand2=-122, opcode=SUB, out=101
# PASS at time 1895: operand1=36, operand2=67, opcode=DIV, out=0
\# PASS at time 1915: operand1=-128, operand2=97, opcode=SUB, out=31
# PASS at time 1935: operand1=41, operand2=20, opcode=MULT, out=52
\# PASS at time 1955: operand1=-115, operand2=-128, opcode=MULT, out=-128
\# PASS  at time 1975: operand1=0, operand2=-118, opcode=MULT, out=0
# PASS at time 1995: operand1=-128, operand2=-34, opcode=MULT, out=0
\# PASS at time 2015: operand1=113, operand2=-17, opcode=SUB, out=-126
\# PASS at time 2035: operand1=-128, operand2=-75, opcode=DIV, out=1
# PASS at time 2055: operand1=4, operand2=40, opcode=DIV, out=0
# PASS at time 2075: operand1=-50, operand2=7, opcode=MULT, out=-94
# PASS at time 2095: operand1=83, operand2=104, opcode=DIV, out=0
# PASS at time 2115: operand1=0, operand2=122, opcode=DIV, out=0
# PASS at time 2135: operand1=123, operand2=9, opcode=DIV, out=13
\# PASS  at time 2155: operand1=0, operand2=121, opcode=SUB, out=-121
\# PASS  at time 2175: operand1=85, operand2=-29, opcode=ADD, out=56
\# PASS at time 2195: operand1=-21, operand2=19, opcode=MULT, out=113
\# PASS at time 2215: operand1=-128, operand2=-40, opcode=ADD, out=88
\# PASS at time 2235: operand1=122, operand2=-128, opcode=ADD, out=-6
# PASS at time 2255: operand1=49, operand2=-80, opcode=DIV, out=0
# PASS at time 2275: operand1=0, operand2=33, opcode=DIV, out=0
\# PASS at time 2295: operand1=-64, operand2=104, opcode=SUB, out=88
\# PASS at time 2315: operand1=-105, operand2=-43, opcode=MULT, out=-93
\# PASS at time 2335: operand1=31, operand2=-27, opcode=DIV, out=-1
\# PASS at time 2355: operand1=-67, operand2=-84, opcode=ADD, out=105
\# PASS at time 2375: operand1=-128, operand2=-128, opcode=MULT, out=0
\# PASS at time 2395: operand1=-35, operand2=36, opcode=SUB, out=-71
# PASS at time 2415: operand1=43, operand2=-24, opcode=MULT, out=-8
\# PASS at time 2435: operand1=-128, operand2=-116, opcode=SUB, out=-12
\# PASS at time 2455: operand1=-128, operand2=-114, opcode=DIV, out=1
\# PASS at time 2475: operand1=82, operand2=-128, opcode=ADD, out=-46
# PASS at time 2495: operand1=106, operand2=0, opcode=ADD, out=106
# PASS at time 2515: operand1=-27, operand2=-3, opcode=ADD, out=-30
# PASS at time 2535: operand1=35, operand2=-27, opcode=DIV, out=-1
# PASS at time 2555: operand1=-83, operand2=27, opcode=DIV, out=-3
# PASS at time 2575: operand1=0, operand2=70, opcode=MULT, out=0
# PASS at time 2595: operand1=-128, operand2=25, opcode=DIV, out=-5
# PASS at time 2615: operand1=-4, operand2=-43, opcode=SUB, out=39
# PASS at time 2635: operand1=0, operand2=-128, opcode=ADD, out=-128
# PASS at time 2655: operand1=-38, operand2=5, opcode=DIV, out=-7
# PASS at time 2675: operand1=0, operand2=-87, opcode=DIV, out=0
# PASS at time 2695: operand1=99, operand2=0, opcode=DIV, out=0
# PASS at time 2715: operand1=0, operand2=-86, opcode=DIV, out=0
# PASS at time 2735: operand1=0, operand2=98, opcode=SUB, out=-98
# PASS at time 2755: operand1=60, operand2=85, opcode=MULT, out=-20
# PASS at time 2775: operand1=-51, operand2=104, opcode=ADD, out=53
# PASS at time 2795: operand1=-128, operand2=118, opcode=DIV, out=-1
# PASS at time 2815: operand1=113, operand2=75, opcode=SUB, out=38
# PASS at time 2835: operand1=-128, operand2=-75, opcode=ADD, out=53
# PASS at time 2855: operand1=1, operand2=-63, opcode=DIV, out=0
# PASS at time 2875: operand1=-128, operand2=-23, opcode=SUB, out=-105
# PASS at time 2895: operand1=-114, operand2=67, opcode=ADD, out=-47
# PASS at time 2915: operand1=-22, operand2=-46, opcode=MULT, out=-12
# PASS at time 2935: operand1=-61, operand2=-128, opcode=ADD, out=67
# PASS at time 2955: operand1=-128, operand2=25, opcode=DIV, out=-5
# PASS at time 2975: operand1=21, operand2=69, opcode=ADD, out=90
# PASS at time 2995: operand1=-33, operand2=-54, opcode=MULT, out=-10
# PASS at time 3015: operand1=83, operand2=0, opcode=ADD, out=83
# PASS at time 3035: operand1=59, operand2=0, opcode=DIV, out=0
# PASS at time 3055: operand1=-11, operand2=-99, opcode=MULT, out=65
# PASS at time 3075: operand1=0, operand2=87, opcode=ADD, out=87
# PASS at time 3095: operand1=22, operand2=127, opcode=DIV, out=0
# PASS at time 3115: operand1=-98, operand2=-123, opcode=ADD, out=35
# PASS at time 3135: operand1=-70, operand2=51, opcode=SUB, out=-121
# PASS at time 3155: operand1=-94, operand2=-114, opcode=DIV, out=0
\# PASS  at time 3175: operand1=31, operand2=-128, opcode=DIV, out=0
# PASS at time 3195: operand1=122, operand2=53, opcode=SUB, out=69
# PASS at time 3215: operand1=52, operand2=0, opcode=DIV, out=0
# PASS at time 3235: operand1=108, operand2=-116, opcode=DIV, out=0
\# PASS at time 3255: operand1=27, operand2=-128, opcode=SUB, out=-101
# PASS at time 3275: operand1=33, operand2=119, opcode=MULT, out=87
\# PASS  at time 3295: operand1=47, operand2=-22, opcode=DIV, out=-2
# PASS at time 3315: operand1=-52, operand2=-95, opcode=SUB, out=43
\# PASS at time 3335: operand1=-115, operand2=67, opcode=SUB, out=74
# PASS at time 3355: operand1=86, operand2=0, opcode=SUB, out=86
# PASS at time 3375: operand1=72, operand2=21, opcode=ADD, out=93
# PASS at time 3395: operand1=-63, operand2=-128, opcode=DIV, out=0
# PASS at time 3415: operand1=117, operand2=-100, opcode=SUB, out=-39
\# PASS at time 3435: operand1=-22, operand2=-22, opcode=ADD, out=-44
# PASS at time 3455: operand1=90, operand2=34, opcode=DIV, out=2
# PASS at time 3475: operand1=105, operand2=121, opcode=SUB, out=-16
# PASS at time 3495: operand1=101, operand2=36, opcode=MULT, out=52
\# PASS  at time 3515: operand1=-81, operand2=-107, opcode=DIV, out=0
# PASS at time 3535: operand1=83, operand2=-128, opcode=MULT, out=-128
# PASS at time 3555: operand1=0, operand2=-72, opcode=SUB, out=72
# PASS at time 3575: operand1=-125, operand2=102, opcode=DIV, out=-1
# PASS at time 3595: operand1=-110, operand2=67, opcode=SUB, out=79
# PASS at time 3615: operand1=32, operand2=-88, opcode=MULT, out=0
# PASS at time 3635: operand1=114, operand2=127, opcode=MULT, out=-114
\# PASS at time 3655: operand1=-105, operand2=65, opcode=ADD, out=-40
# PASS at time 3675: operand1=-117, operand2=119, opcode=ADD, out=2
```

```
\# PASS at time 3695: operand1=-112, operand2=101, opcode=SUB, out=43
\# PASS \text{ at time } 3715: \text{ operand} 1=-128, \text{ operand} 2=40, \text{ opcode=ADD, out}=-88
\# PASS  at time 3735: operand1=40, operand2=-80, opcode=ADD, out=-40
\# PASS  at time 3755: operand1=-67, operand2=-128, opcode=DIV, out=0
\# PASS  at time 3775: operand1=-76, operand2=114, opcode=SUB, out=66
# PASS at time 3795: operand1=-92, operand2=0, opcode=DIV, out=0
\# PASS \text{ at time } 3815: \text{ operand} 1=0, \text{ operand} 2=-114, \text{ opcode} = ADD, \text{ out} =-114
# PASS at time 3835: operand1=18, operand2=-86, opcode=DIV, out=0
\# PASS at time 3855: operand1=-120, operand2=60, opcode=SUB, out=76
# PASS at time 3875: operand1=-66, operand2=104, opcode=SUB, out=86
# PASS at time 3895: operand1=69, operand2=37, opcode=ADD, out=106
# PASS at time 3915: operand1=-47, operand2=31, opcode=DIV, out=-1
# PASS at time 3935: operand1=-22, operand2=-118, opcode=DIV, out=0
# PASS at time 3955: operand1=124, operand2=-16, opcode=DIV, out=-7
# PASS at time 3975: operand1=0, operand2=-20, opcode=DIV, out=0
# PASS at time 3995: operand1=-6, operand2=-41, opcode=ADD, out=-47
\# PASS at time 4015: operand1=-46, operand2=116, opcode=MULT, out=40
# PASS at time 4035: operand1=-124, operand2=40, opcode=MULT, out=-96
# PASS at time 4055: operand1=0, operand2=32, opcode=ADD, out=32
# PASS at time 4075: operand1=-5, operand2=29, opcode=SUB, out=-34
\# PASS at time 4095: operand1=-124, operand2=-27, opcode=ADD, out=105
\# PASS  at time 4115: operand1=-96, operand2=-77, opcode=DIV, out=1
# PASS at time 4135: operand1=118, operand2=-11, opcode=MULT, out=-18
# PASS at time 4155: operand1=0, operand2=-93, opcode=ADD, out=-93
# PASS at time 4175: operand1=-77, operand2=97, opcode=DIV, out=0
\# PASS at time 4195: operand1=0, operand2=-126, opcode=SUB, out=126
\# PASS at time 4215: operand1=-34, operand2=15, opcode=SUB, out=-49
\# PASS at time 4235: operand1=84, operand2=-74, opcode=MULT, out=-72
\# PASS at time 4255: operand1=117, operand2=-95, opcode=SUB, out=-44
# PASS at time 4275: operand1=51, operand2=111, opcode=DIV, out=0
\# PASS at time 4295: operand1=-102, operand2=-24, opcode=SUB, out=-78
# PASS at time 4315: operand1=98, operand2=-101, opcode=MULT, out=86
# PASS at time 4335: operand1=69, operand2=42, opcode=MULT, out=82
# PASS at time 4355: operand1=-30, operand2=-66, opcode=SUB, out=36
# PASS at time 4375: operand1=60, operand2=-74, opcode=SUB, out=-122
# PASS at time 4395: operand1=0, operand2=48, opcode=DIV, out=0
# PASS at time 4415: operand1=-26, operand2=0, opcode=DIV, out=0
# PASS at time 4435: operand1=0, operand2=-128, opcode=ADD, out=-128
# PASS at time 4455: operand1=-128, operand2=-76, opcode=MULT, out=0
# PASS at time 4475: operand1=0, operand2=118, opcode=DIV, out=0
# PASS at time 4495: operand1=28, operand2=-71, opcode=DIV, out=0
# PASS at time 4515: operand1=0, operand2=32, opcode=ADD, out=32
# PASS at time 4535: operand1=87, operand2=-25, opcode=SUB, out=112
# PASS at time 4555: operand1=122, operand2=-71, opcode=ADD, out=51
# PASS at time 4575: operand1=9, operand2=-96, opcode=ADD, out=-87
\# PASS at time 4595: operand1=-10, operand2=-11, opcode=ADD, out=-21
# PASS at time 4615: operand1=-21, operand2=-24, opcode=DIV, out=0
# PASS at time 4635: operand1=38, operand2=44, opcode=DIV, out=0
# PASS at time 4655: operand1=-11, operand2=-124, opcode=MULT, out=84
# PASS at time 4675: operand1=-16, operand2=-13, opcode=DIV, out=1
# PASS at time 4695: operand1=-114, operand2=90, opcode=MULT, out=-20
# PASS at time 4715: operand1=0, operand2=-24, opcode=ADD, out=-24
# PASS at time 4735: operand1=-112, operand2=-128, opcode=DIV, out=0
# PASS at time 4755: operand1=74, operand2=0, opcode=ADD, out=74
# PASS at time 4775: operand1=13, operand2=0, opcode=MULT, out=0
# PASS at time 4795: operand1=28, operand2=70, opcode=SUB, out=-42
# PASS at time 4815: operand1=-63, operand2=-63, opcode=MULT, out=-127
# PASS at time 4835: operand1=40, operand2=66, opcode=DIV, out=0
# PASS at time 4855: operand1=-47, operand2=-60, opcode=SUB, out=13
# PASS at time 4875: operand1=34, operand2=-19, opcode=DIV, out=-1
\# PASS at time 4895: operand1=-89, operand2=-23, opcode=SUB, out=-66
# PASS at time 4915: operand1=39, operand2=-54, opcode=ADD, out=-15
# PASS at time 4935: operand1=0, operand2=91, opcode=ADD, out=91
\# PASS at time 4955: operand1=-128, operand2=-43, opcode=SUB, out=-85
# PASS at time 4975: operand1=-106, operand2=36, opcode=MULT, out=24
# PASS at time 4995: operand1=-6, operand2=66, opcode=ADD, out=60
# PASS at time 5015: operand1=86, operand2=46, opcode=MULT, out=116
\# PASS at time 5035: operand1=-128, operand2=98, opcode=SUB, out=30
\# PASS at time 5055: operand1=-5, operand2=81, opcode=MULT, out=107
# PASS at time 5075: operand1=80, operand2=119, opcode=MULT, out=48
# PASS at time 5095: operand1=0, operand2=-38, opcode=MULT, out=0
# PASS at time 5115: operand1=-44, operand2=-73, opcode=MULT, out=-116
# PASS at time 5135: operand1=-128, operand2=0, opcode=MULT, out=0
# PASS at time 5155: operand1=0, operand2=0, opcode=SUB, out=0
\# PASS at time 5175: operand1=124, operand2=58, opcode=DIV, out=2
# PASS at time 5195: operand1=15, operand2=124, opcode=DIV, out=0
\# PASS at time 5215: operand1=-128, operand2=80, opcode=ADD, out=-48
# PASS at time 5235: operand1=-128, operand2=67, opcode=ADD, out=-61
\# PASS at time 5255: operand1=-73, operand2=-81, opcode=MULT, out=25
# PASS at time 5275: operand1=-22, operand2=57, opcode=MULT, out=26
# PASS at time 5295: operand1=-58, operand2=4, opcode=SUB, out=-62
\# PASS at time 5315: operand1=-118, operand2=-113, opcode=MULT, out=22
\# PASS at time 5335: operand1=-98, operand2=-11, opcode=ADD, out=-109
# PASS at time 5355: operand1=87, operand2=-2, opcode=SUB, out=89
\# PASS at time 5375: operand1=116, operand2=-128, opcode=ADD, out=-12
# PASS at time 5395: operand1=95, operand2=70, opcode=SUB, out=25
# PASS at time 5415: operand1=34, operand2=-51, opcode=ADD, out=-17
# PASS at time 5435: operand1=-75, operand2=99, opcode=DIV, out=0
# PASS at time 5455: operand1=0, operand2=-128, opcode=MULT, out=0
# PASS at time 5475: operand1=-63, operand2=95, opcode=DIV, out=0
# PASS at time 5495: operand1=78, operand2=-87, opcode=DIV, out=0
\# PASS at time 5515: operand1=62, operand2=-27, opcode=ADD, out=35
```

```
\# PASS at time 5535: operand1=-67, operand2=12, opcode=MULT, out=-36
\# PASS \text{ at time } 5555: operand1=-128, operand2=9, opcode=MULT, out=-128
\# PASS  at time 5575: operand1=-52, operand2=-128, opcode=DIV, out=0
\# PASS at time 5595: operand1=-128, operand2=-97, opcode=ADD, out=31
\# PASS  at time 5615: operand1=44, operand2=-47, opcode=SUB, out=91
\# PASS at time 5635: operand1=93, operand2=-2, opcode=SUB, out=95
# PASS at time 5655: operand1=0, operand2=124, opcode=MULT, out=0
# PASS at time 5675: operand1=19, operand2=123, opcode=DIV, out=0
# PASS at time 5695: operand1=-51, operand2=96, opcode=SUB, out=109
\# PASS at time 5715: operand1=30, operand2=-23, opcode=DIV, out=-1
# PASS at time 5735: operand1=0, operand2=37, opcode=MULT, out=0
# PASS at time 5755: operand1=125, operand2=-73, opcode=ADD, out=52
\# PASS  at time 5775: operand1=30, operand2=125, opcode=SUB, out=-95
\# PASS at time 5795: operand1=-116, operand2=-123, opcode=ADD, out=17
# PASS at time 5815: operand1=-25, operand2=-10, opcode=MULT, out=-6
\# PASS at time 5835: operand1=-52, operand2=-84, opcode=ADD, out=120
# PASS at time 5855: operand1=30, operand2=69, opcode=DIV, out=0
# PASS at time 5875: operand1=89, operand2=-128, opcode=SUB, out=-39
# PASS at time 5895: operand1=2, operand2=-27, opcode=ADD, out=-25
# PASS at time 5915: operand1=-117, operand2=99, opcode=ADD, out=-18
# PASS at time 5935: operand1=-52, operand2=0, opcode=DIV, out=0
# PASS at time 5955: operand1=-22, operand2=59, opcode=SUB, out=-81
# PASS at time 5975: operand1=-112, operand2=-31, opcode=DIV, out=3
\# PASS at time 5995: operand1=-73, operand2=-94, opcode=DIV, out=0
\# PASS at time 6015: operand1=-85, operand2=-40, opcode=SUB, out=-45
# PASS at time 6035: operand1=0, operand2=-10, opcode=SUB, out=10
# PASS at time 6055: operand1=125, operand2=13, opcode=SUB, out=112
# PASS at time 6075: operand1=44, operand2=-69, opcode=SUB, out=113
# PASS at time 6095: operand1=0, operand2=29, opcode=ADD, out=29
\# PASS at time 6115: operand1=-128, operand2=65, opcode=SUB, out=63
# PASS at time 6135: operand1=-5, operand2=53, opcode=ADD, out=48
# PASS at time 6155: operand1=-60, operand2=-83, opcode=SUB, out=23
# PASS at time 6175: operand1=-128, operand2=-49, opcode=ADD, out=79
# PASS at time 6195: operand1=-79, operand2=-128, opcode=SUB, out=49
# PASS at time 6215: operand1=127, operand2=38, opcode=MULT, out=-38
# PASS at time 6235: operand1=17, operand2=80, opcode=SUB, out=-63
# PASS at time 6255: operand1=100, operand2=0, opcode=ADD, out=100
# PASS at time 6275: operand1=26, operand2=-78, opcode=ADD, out=-52
# PASS at time 6295: operand1=-128, operand2=102, opcode=DIV, out=-1
# PASS at time 6315: operand1=0, operand2=-8, opcode=SUB, out=8
\# PASS at time 6335: operand1=-112, operand2=-112, opcode=SUB, out=0
# PASS at time 6355: operand1=-66, operand2=-110, opcode=SUB, out=44
# PASS at time 6375: operand1=-5, operand2=-51, opcode=MULT, out=-1
# PASS at time 6395: operand1=42, operand2=75, opcode=MULT, out=78
\# PASS at time 6415: operand1=-126, operand2=-1, opcode=ADD, out=-127
# PASS at time 6435: operand1=13, operand2=-55, opcode=SUB, out=68
# PASS at time 6455: operand1=-128, operand2=-55, opcode=ADD, out=73
# PASS at time 6475: operand1=-32, operand2=-128, opcode=SUB, out=96
# PASS at time 6495: operand1=-40, operand2=45, opcode=ADD, out=5
# PASS at time 6515: operand1=63, operand2=-78, opcode=MULT, out=-50
# PASS at time 6535: operand1=-23, operand2=11, opcode=DIV, out=-2
# PASS at time 6555: operand1=-115, operand2=27, opcode=MULT, out=-33
# PASS at time 6575: operand1=92, operand2=20, opcode=SUB, out=72
# PASS at time 6595: operand1=3, operand2=-77, opcode=ADD, out=-74
# PASS at time 6615: operand1=-50, operand2=-128, opcode=ADD, out=78
# PASS at time 6635: operand1=-128, operand2=0, opcode=MULT, out=0
# PASS at time 6655: operand1=-38, operand2=-37, opcode=DIV, out=1
# PASS at time 6675: operand1=95, operand2=0, opcode=SUB, out=95
# PASS at time 6695: operand1=0, operand2=0, opcode=MULT, out=0
# PASS at time 6715: operand1=-36, operand2=0, opcode=SUB, out=-36
# PASS at time 6735: operand1=58, operand2=102, opcode=DIV, out=0
# PASS at time 6755: operand1=12, operand2=-67, opcode=SUB, out=79
# PASS at time 6775: operand1=69, operand2=0, opcode=ADD, out=69
# PASS at time 6795: operand1=-14, operand2=36, opcode=ADD, out=22
# PASS at time 6815: operand1=0, operand2=8, opcode=SUB, out=-8
\# PASS at time 6835: operand1=-128, operand2=115, opcode=ADD, out=-13
# PASS at time 6855: operand1=-25, operand2=101, opcode=SUB, out=-126
# PASS at time 6875: operand1=0, operand2=-6, opcode=SUB, out=6
# PASS at time 6895: operand1=0, operand2=-15, opcode=DIV, out=0
# PASS at time 6915: operand1=110, operand2=43, opcode=DIV, out=2
\# PASS at time 6935: operand1=-122, operand2=8, opcode=SUB, out=126
# PASS at time 6955: operand1=100, operand2=83, opcode=ADD, out=-73
# PASS at time 6975: operand1=36, operand2=-10, opcode=SUB, out=46
\# PASS at time 6995: operand1=-66, operand2=-126, opcode=ADD, out=64
\# PASS at time 7015: operand1=-98, operand2=55, opcode=DIV, out=-1
\# PASS at time 7035: operand1=-128, operand2=-100, opcode=DIV, out=1
# PASS at time 7055: operand1=81, operand2=0, opcode=DIV, out=0
\# PASS at time 7075: operand1=85, operand2=-128, opcode=ADD, out=-43
\# PASS  at time 7095: operand1=122, operand2=-11, opcode=SUB, out=-123
\# PASS at time 7115: operand1=-109, operand2=-128, opcode=SUB, out=19
# PASS at time 7135: operand1=-105, operand2=-70, opcode=MULT, out=-74
# PASS at time 7155: operand1=-128, operand2=-77, opcode=ADD, out=51
\# PASS at time 7175: operand1=109, operand2=-53, opcode=SUB, out=-94
\# PASS at time 7195: operand1=-61, operand2=-99, opcode=ADD, out=96
# PASS at time 7215: operand1=-38, operand2=-128, opcode=DIV, out=0
# PASS at time 7235: operand1=-104, operand2=0, opcode=DIV, out=0
# PASS at time 7255: operand1=15, operand2=-49, opcode=DIV, out=0
\# PASS at time 7275: operand1=-128, operand2=-81, opcode=ADD, out=47
\# PASS at time 7295: operand1=98, operand2=-53, opcode=SUB, out=-105
\# PASS at time 7315: operand1=65, operand2=78, opcode=ADD, out=-113
# PASS at time 7335: operand1=-128, operand2=98, opcode=SUB, out=30
# PASS at time 7355: operand1=31, operand2=125, opcode=ADD, out=-100
```

```
\# PASS \text{ at time } 7375: \text{ operand1} = -67, \text{ operand2} = 27, \text{ opcode} = DIV, \text{ out} = -2
\# PASS  at time 7395: operand1=0, operand2=-49, opcode=ADD, out=-49
# PASS at time 7415: operand1=91, operand2=99, opcode=MULT, out=49
# PASS at time 7435: operand1=0, operand2=0, opcode=ADD, out=0
\# PASS at time 7455: operand1=-128, operand2=-128, opcode=ADD, out=0
# PASS at time 7475: operand1=112, operand2=-123, opcode=SUB, out=-21
\# PASS \text{ at time } 7495: \text{ operand1} = -116, \text{ operand2} = 83, \text{ opcode} = MULT, \text{ out} = 100
# PASS at time 7515: operand1=-6, operand2=-9, opcode=SUB, out=3
# PASS at time 7535: operand1=115, operand2=-106, opcode=ADD, out=9
# PASS at time 7555: operand1=-48, operand2=15, opcode=MULT, out=48
\# PASS at time 7575: operand1=-16, operand2=122, opcode=ADD, out=106
\# PASS  at time 7595: operand1=-128, operand2=82, opcode=SUB, out=46
\# PASS at time 7615: operand1=-25, operand2=98, opcode=MULT, out=110
\# PASS at time 7635: operand1=97, operand2=-105, opcode=SUB, out=-54
# PASS at time 7655: operand1=0, operand2=49, opcode=MULT, out=0
# PASS at time 7675: operand1=78, operand2=-8, opcode=DIV, out=-9
# PASS at time 7695: operand1=0, operand2=87, opcode=DIV, out=0
\# PASS at time 7715: operand1=-128, operand2=29, opcode=MULT, out=-128
# PASS at time 7735: operand1=-37, operand2=-128, opcode=DIV, out=0
# PASS at time 7755: operand1=-125, operand2=87, opcode=MULT, out=-123
# PASS at time 7775: operand1=39, operand2=0, opcode=MULT, out=0
# PASS at time 7795: operand1=76, operand2=30, opcode=ADD, out=106
\# PASS at time 7815: operand1=-105, operand2=0, opcode=MULT, out=0
\# PASS at time 7835: operand1=40, operand2=-128, opcode=ADD, out=-88
\# PASS at time 7855: operand1=81, operand2=77, opcode=ADD, out=-98
# PASS at time 7875: operand1=39, operand2=77, opcode=ADD, out=116
\# PASS at time 7895: operand1=52, operand2=-74, opcode=DIV, out=0
\# PASS at time 7915: operand1=-45, operand2=122, opcode=MULT, out=-114
\# PASS at time 7935: operand1=-13, operand2=119, opcode=SUB, out=124
# PASS at time 7955: operand1=115, operand2=-128, opcode=MULT, out=-128
\# PASS at time 7975: operand1=-128, operand2=24, opcode=DIV, out=-5
# PASS at time 7995: operand1=101, operand2=-67, opcode=MULT, out=-111
# PASS at time 8015: operand1=-73, operand2=0, opcode=MULT, out=0
# PASS at time 8035: operand1=-27, operand2=-51, opcode=DIV, out=0
# PASS at time 8055: operand1=-78, operand2=7, opcode=MULT, out=-34
# PASS at time 8075: operand1=0, operand2=109, opcode=MULT, out=0
# PASS at time 8095: operand1=0, operand2=89, opcode=DIV, out=0
# PASS at time 8115: operand1=-128, operand2=100, opcode=ADD, out=-28
# PASS at time 8135: operand1=29, operand2=89, opcode=DIV, out=0
# PASS at time 8155: operand1=-128, operand2=-83, opcode=DIV, out=1
# PASS at time 8175: operand1=-9, operand2=111, opcode=SUB, out=-120
# PASS at time 8195: operand1=5, operand2=-95, opcode=SUB, out=100
\# PASS at time 8215: operand1=-32, operand2=-62, opcode=ADD, out=-94
# PASS at time 8235: operand1=10, operand2=4, opcode=MULT, out=40
# PASS at time 8255: operand1=112, operand2=65, opcode=DIV, out=1
# PASS at time 8275: operand1=100, operand2=119, opcode=ADD, out=-37
# PASS at time 8295: operand1=-93, operand2=92, opcode=MULT, out=-108
# PASS at time 8315: operand1=52, operand2=-2, opcode=ADD, out=50
# PASS at time 8335: operand1=-128, operand2=-118, opcode=SUB, out=-10
# PASS at time 8355: operand1=52, operand2=39, opcode=ADD, out=91
\# PASS at time 8375: operand1=-31, operand2=85, opcode=SUB, out=-116
# PASS at time 8395: operand1=-32, operand2=82, opcode=ADD, out=50
# PASS at time 8415: operand1=-128, operand2=0, opcode=MULT, out=0
# PASS at time 8435: operand1=96, operand2=117, opcode=SUB, out=-21
# PASS at time 8455: operand1=101, operand2=20, opcode=ADD, out=121
# PASS at time 8475: operand1=108, operand2=49, opcode=MULT, out=-84
# PASS at time 8495: operand1=0, operand2=-1, opcode=SUB, out=1
\# PASS at time 8515: operand1=-84, operand2=-19, opcode=MULT, out=60
# PASS at time 8535: operand1=75, operand2=15, opcode=ADD, out=90
# PASS at time 8555: operand1=-88, operand2=-42, opcode=DIV, out=2
# PASS at time 8575: operand1=-17, operand2=-20, opcode=DIV, out=0
# PASS at time 8595: operand1=98, operand2=-81, opcode=SUB, out=-77
# PASS at time 8615: operand1=0, operand2=96, opcode=MULT, out=0
\# PASS at time 8635: operand1=115, operand2=-26, opcode=MULT, out=82
# PASS at time 8655: operand1=83, operand2=-81, opcode=SUB, out=-92
# PASS at time 8675: operand1=83, operand2=-26, opcode=DIV, out=-3
# PASS at time 8695: operand1=2, operand2=-25, opcode=SUB, out=27
# PASS at time 8715: operand1=-70, operand2=45, opcode=ADD, out=-25
# PASS at time 8735: operand1=0, operand2=75, opcode=ADD, out=75
\# PASS at time 8755: operand1=-76, operand2=-88, opcode=ADD, out=92
\# PASS at time 8775: operand1=15, operand2=-111, opcode=SUB, out=126
\# PASS at time 8795: operand1=-128, operand2=10, opcode=SUB, out=118
\# PASS \text{ at time } 8815: \text{ operand} 1=-107, \text{ operand} 2=7, \text{ opcode} =DIV, \text{ out} =-15
# PASS at time 8835: operand1=0, operand2=34, opcode=SUB, out=-34
\# PASS at time 8855: operand1=0, operand2=-103, opcode=ADD, out=-103
# PASS at time 8875: operand1=-85, operand2=-8, opcode=ADD, out=-93
\# PASS at time 8895: operand1=21, operand2=-7, opcode=ADD, out=14
# PASS at time 8915: operand1=22, operand2=-128, opcode=ADD, out=-106
\# PASS at time 8935: operand1=-128, operand2=52, opcode=DIV, out=-2
# PASS at time 8955: operand1=-68, operand2=65, opcode=SUB, out=123
# PASS at time 8975: operand1=6, operand2=-70, opcode=SUB, out=76
# PASS at time 8995: operand1=-128, operand2=-121, opcode=SUB, out=-7
# PASS at time 9015: operand1=84, operand2=-34, opcode=MULT, out=-40
# PASS at time 9035: operand1=0, operand2=70, opcode=DIV, out=0
\# PASS at time 9055: operand1=55, operand2=88, opcode=ADD, out=-113
# PASS at time 9075: operand1=108, operand2=-23, opcode=ADD, out=85
# PASS at time 9095: operand1=14, operand2=82, opcode=SUB, out=-68
# PASS at time 9115: operand1=-78, operand2=59, opcode=DIV, out=-1
# PASS at time 9135: operand1=-13, operand2=105, opcode=MULT, out=-85
\# PASS at time 9155: operand1=-118, operand2=43, opcode=SUB, out=95
# PASS at time 9175: operand1=85, operand2=0, opcode=MULT, out=0
\# PASS at time 9195: operand1=89, operand2=-86, opcode=DIV, out=-1
```

```
# PASS at time 9215: operand1=25, operand2=70, opcode=ADD, out=95
\# PASS \text{ at time } 9235: \text{ operand} 1=-127, \text{ operand} 2=93, \text{ opcode} MULT, \text{ out} =-35
\# PASS at time 9255: operand1=-128, operand2=-76, opcode=DIV, out=1
# PASS at time 9275: operand1=-32, operand2=-69, opcode=SUB, out=37
# PASS at time 9295: operand1=13, operand2=-65, opcode=SUB, out=78
\# PASS  at time 9315: operand1=48, operand2=-119, opcode=MULT, out=-80
# PASS at time 9335: operand1=95, operand2=-77, opcode=SUB, out=-84
\# PASS  at time 9355: operand1=55, operand2=125, opcode=ADD, out=-76
# PASS at time 9375: operand1=16, operand2=2, opcode=SUB, out=14
# PASS at time 9395: operand1=-49, operand2=-51, opcode=DIV, out=0
# PASS at time 9415: operand1=-128, operand2=70, opcode=ADD, out=-58
\# PASS at time 9435: operand1=-107, operand2=-22, opcode=DIV, out=4
\# PASS at time 9455: operand1=-112, operand2=-75, opcode=MULT, out=-48
# PASS at time 9475: operand1=93, operand2=-21, opcode=ADD, out=72
\# PASS at time 9495: operand1=-128, operand2=-19, opcode=ADD, out=109
\# PASS at time 9515: operand1=-47, operand2=5, opcode=SUB, out=-52
\# PASS at time 9535: operand1=-128, operand2=-115, opcode=MULT, out=-128
# PASS at time 9555: operand1=0, operand2=-113, opcode=MULT, out=0
# PASS at time 9575: operand1=12, operand2=-128, opcode=SUB, out=-116
\# PASS  at time 9595: operand1=-40, operand2=0, opcode=SUB, out=-40
\# PASS at time 9615: operand1=18, operand2=-45, opcode=MULT, out=-42
\# PASS at time 9635: operand1=-35, operand2=70, opcode=SUB, out=-105
# PASS at time 9655: operand1=74, operand2=77, opcode=ADD, out=-105
# PASS at time 9675: operand1=0, operand2=-101, opcode=SUB, out=101
\# PASS at time 9695: operand1=-30, operand2=54, opcode=MULT, out=-84
\# PASS at time 9715: operand1=-77, operand2=72, opcode=DIV, out=-1
# PASS at time 9735: operand1=-128, operand2=31, opcode=SUB, out=97
# PASS at time 9755: operand1=74, operand2=1, opcode=ADD, out=75
# PASS at time 9775: operand1=0, operand2=127, opcode=SUB, out=-127
# PASS at time 9795: operand1=33, operand2=35, opcode=ADD, out=68
# PASS at time 9815: operand1=1, operand2=-28, opcode=MULT, out=-28
\# PASS at time 9835: operand1=-19, operand2=-21, opcode=DIV, out=0
# PASS at time 9855: operand1=-95, operand2=-128, opcode=DIV, out=0
# PASS at time 9875: operand1=0, operand2=103, opcode=SUB, out=-103
# PASS at time 9895: operand1=17, operand2=101, opcode=SUB, out=-84
# PASS at time 9915: operand1=-90, operand2=-21, opcode=SUB, out=-69
# PASS at time 9935: operand1=58, operand2=0, opcode=DIV, out=0
# PASS at time 9955: operand1=-50, operand2=-79, opcode=MULT, out=110
# PASS at time 9975: operand1=0, operand2=69, opcode=SUB, out=-69
# PASS at time 9995: operand1=88, operand2=-41, opcode=DIV, out=-2
# PASS at time 10015: operand1=-117, operand2=-128, opcode=DIV, out=0
# Test completed with 0 errors
 ** Note: $finish
                      : alu_tb.sv(118)
     Time: 10045 ns Iteration: 0 Instance: /alu_tb
```

2 Q2: Counter

2.1 1. Testbench code

```
'timescale 1ns/1ps
  // Import the counter package containing parameters and classes
  //-----
  import counter_pkg::*; // Bring in our parameter + class
  module counter_tb;
   //-----
   // Local parameters: Override the default WIDTH if needed
   //-----
   localparam int TB_WIDTH = WIDTH; // or you can set TB_WIDTH = 4, 6, or 8.
   // Testbench signals: Declare all signals used to interface with DUT
   //-----
17
   bit clk;
             // Clock signal
              // Active-low reset
             // Load enable (active-low)
   bit load_n;
   bit up_down; // Direction control: 1 for up, 0 for down
              // Count enable
   logic [TB_WIDTH-1:0] data_load; // Data to load into counter
   wire [TB_WIDTH-1:0] count_out; // Counter output
                 Flag indicating max count reach
             // Flag indicating count is zero
   wire zero;
   //----
   // Instantiate the DUT (Device Under Test) with overridden WIDTH
   //-----
30
   counter #(.WIDTH(TB_WIDTH)) dut (
31
    .clk
           (clk).
32
            (rst_n),
33
     .load_n (load_n),
34
     .up_down (up_down),
35
            (ce),
36
37
     .data_load(data_load),
     .count_out(count_out),
38
39
     .max_count(max_count),
         (zero)
41
   //----
43
   // Create an instance of the random config class
44
   //-----
   counter_cfg cfg;
```

```
//-----
// Reference model state (golden model for verification)
//-----
logic [TB_WIDTH-1:0] golden_count; // Reference count value
wire golden_max; // Reference max count flag
wire golden_zero; // Reference zero flag
//-----
// Clock generator: Generates a 10 ns period clock signal
initial begin
 clk = 0;
 forever begin
     #5 clk = ~clk; // Toggle clock every 5ns
     cfg.clk = clk; // Update clock in config
//----
// Task: synchronous reset assertion
//-----
task assert_reset();
 begin
   rst_n = 0; // Activate reset (active-low)
   @(posedge clk); // wait 1 clock cycle
   @(posedge clk); // wait another clock cycle
   rst_n = 1; // Deactivate reset
 end
endtask
// Golden model logic: Simulate expected counter behavior
//-----
always @(posedge clk) begin
 if (!rst_n) begin
   golden_count <= '0; // Reset golden count to zero</pre>
 end else if (!load_n) begin
   golden_count <= data_load; // Load value into golden count</pre>
 end else if (ce) begin
   if (up_down)
     golden_count <= golden_count + 1; // Increment</pre>
     golden_count <= golden_count - 1; // Decrement</pre>
 end
end
// Calculate golden model outputs
assign golden_max = (golden_count == {TB_WIDTH{1'b1}});
assign golden_zero = (golden_count == 0);
//----
// Task: Compare DUT outputs with golden model
//-----
task check_result();
 if (count_out !== golden_count) begin
   $error("[CHECK_RESULT] | Mismatch! | DUT=%0d, | GOLDEN=%0d", count_out, golden_count);
 if (max_count !== golden_max) begin
   $error("[CHECK_RESULT] \( \text{max_count} \( \text{mismatch!} \( \text{DUT=%b, \( \text{GOLDEN=%b"}} \), \( \text{max_count} \), \( \text{golden_max} \);
 if (zero !== golden_zero) begin
   $error("[CHECK_RESULT] | zero | mismatch! | DUT = %b, | GOLDEN = %b", zero, golden_zero);
endtask
// Main verification process: Drives the testbench flow
//-----
initial begin
 // Create config object for randomization
 cfg = new();
 // 1) Assert reset
 assert_reset();
 // 2) Run random tests
 for (int i = 0; i < 500; i++) begin</pre>
   if (!cfg.randomize()) begin
     $error("Randomization if ailed!");
     $finish;
   // Drive signals from random config
   rst_n = cfg.rst_n;
   load_n = cfg.load_n;
   up_down = cfg.up_down;
      = cfg.ce;
   data_load= cfg.data_load;
   @(posedge clk); // Wait for clock edge
   // Compare DUT with golden model
   check_result();
   cfg.count_out = count_out;
 display("All_udone._uEnd_uof_usimulation.");
 $finish; // End simulation
```

58

60

61

63 64

69

70

71

72

73

74

75

76

81

84

92 93

95

98

99 100

101

102

103 104

105

106 107

108

109 110 111

112 113

114

115

116

117

118 119

121 122

123

124

125

127 128 129

130

131

132

133

134 135

136 137

138

139

140 141

142 143 144

145

14

16

19

21 22

23 24

25

28

31

34

39

51

54

57

59

60

62

63 64

65

73

74 75

76

77

79 80

81

82

83

85

86

87

88

89 90

91

92 93

94

2.2 2. Package code

```
package counter_pkg;
     //==========
     // 1) Declare the parameter
     //-----
     parameter int WIDTH = 4;
     //----
     // 2) Create a class for constrained-random stimulus
     class counter_cfg;
         //----
         // DUT signals we want to randomize
         //-----
             clk;  // clock signal
bit rst_n;  // Active-low reset
         bit
         rand bit
                                      // Active-low load
         rand bit
                       load_n;
                                     // 1 => increment, 0 => decrement
         rand bit
                      up_down;
                    ce;
         rand bit
                                     // clock enable
         rand logic [WIDTH-1:0] data_load;
         logic [WIDTH-1:0] count_out;
         //-----
         // Coverage group
         //=========
         covergroup cg @(posedge clk);
           cp1: coverpoint rst_n;
           cp2: coverpoint load_n;
           cp3: coverpoint up_down;
           cp4: coverpoint ce;
           cp5: coverpoint data_load;
             // 1. Coverpoint for load data when load is asserted (active low) and reset is deasserted.
                cp_load_data: coverpoint data_load iff ((load_n == 0) && (rst_n == 1));
                // 2. Coverpoint for count out when reset is deasserted, enable is active and up_down is high.
                // a. Auto-generate bins for all count values.
                // 3. And a transition bin to check for overflow (from maximum value to zero).
                cp_count_up_auto: coverpoint count_out iff ((rst_n == 1) && (ce == 1) && (up_down == 1));
             cp_count_up: coverpoint count_out iff ((rst_n == 1) && (ce == 1) && (up_down == 1)) {
               // Transition bin: detect when the count goes from the maximum value to zero.
               // (Using the transition operator "=>".)
               bins overflow = ((2**WIDTH - 1) \Rightarrow 0);
               // 4. Coverpoint for count out when reset is deasserted, enable is active and up_down is low.
               // a. Auto-generate bins for all count values.
               // 5. And a transition bin to check for underflow (from zero to maximum value).
               cp_count_down_auto: coverpoint count_out iff ((rst_n == 1) && (ce == 1) && (up_down == 0));
               cp_count_down: coverpoint count_out iff ((rst_n == 1) && (ce == 1) && (up_down == 0)) {
               // Transition bin: detect when the count goes from zero to the maximum value.
               bins underflow = (0 \Rightarrow (2**WIDTH - 1));
               endgroup
         //=========
         // Constructor
         //========
         function new();
           cg = new();
         endfunction
         //-----
         // 3) Constraints to meet the 70%/30% guidelines
         // use distribution for probability
         //-----
         constraint reset_deactivated_most {
           // Reset low 30% of time, high 70%
           rst_n dist { 1 := 70, 0 := 30 };
         constraint load_active_70 {
           // load_n=0 is "active" => 70% of time
           load_n dist { 0 := 70, 1 := 30 };
         constraint enable_active_70 {
           // ce=1 => 70% of time
           ce dist { 1 := 70, 0 := 30 };
         constraint up_down_dist {
           // Distribution constraint: 50% chance of 0, 50% chance of 1
           up_down dist { 0 :/ 50, 1 :/ 50 };
         }
         constraint up_down_data_load_c {
               if (up_down) {
             // up_down=1 => pick data_load mostly in lower half
             data_load dist {
```

```
[0 : (1 << (WIDTH-1))-1] := 80,
                   [(1 << (WIDTH-1)) : (1 << WIDTH)-1] := 20
                 };
                 // up_down=0 => pick data_load mostly in upper half
                 data_load dist {
                   [0 : (1 << (WIDTH-1))-1] := 20,
                   [(1 << (WIDTH-1)) : (1 << WIDTH)-1] := 80
                 };
            }
        {\tt endclass}
109 endpackage
```

3. Design code

100

101

102

103 104

105 106 107

108

```
2 // Author: Kareem Waseem
_{\rm 3} // Course: Digital Verification using SV & UVM
5 // Description: Counter Design
6 //
8 module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9 parameter WIDTH = 4;
10 input clk;
input rst_n;
12 input load_n;
input up_down;
14 input ce;
input [WIDTH-1:0] data_load;
output reg [WIDTH-1:0] count_out;
output max_count;
output zero;
19
  always @(posedge clk) begin
20
     if (!rst_n)
21
        count_out <= 0;
22
      else if (!load_n)
         count_out <= data_load;</pre>
24
25
      else if (ce) begin
         if (up_down)
26
            count_out <= count_out + 1;</pre>
27
         else
            count_out <= count_out - 1;</pre>
29
      end
30
31 end
assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
assign zero = (count_out == 0)? 1:0;
36 endmodule
```

2.4 4. Bug Fixes

missing (begin and end) for "else if (ce)"

2.5 5. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
COUNTER_1	When reset (rst_n) is asserted, the out-	Directed at the start of	Coverage point to track	A checker in the testbench
	put count_out should be zero.	the simulation, followed	how many times reset	ensures count_out is 0
		by randomization with a	is asserted and confirm	when $rst_n == 0$.
		constraint to keep reset	count_out == 0.	
		active for 30% of the time.		
COUNTER_2	When load (load_n) is asserted,	Randomization of load_n	Coverage point to track	A checker in the test-
	count_out should take the value of	with a 70% probability	how many times load_n is	bench verifies count_out
	data_load.	of being active (low) and	asserted and the range of	== data_load when
		randomized data_load	data_load values.	load_n == 0.
		values.		
COUNTER_3	When ce is enabled, the counter	Randomization with 70%	Coverage point to cap-	A checker compares
	should increment or decrement based	chance for ce being high,	ture the toggling of	count_out with the
	on up_down.	and a 50-50 distribution	up_down and transitions	expected increment
		for up_down.	of count_out.	or decrement, verified
				against the golden model.
COUNTER_4	max_count should be asserted when	Random tests allowing	Coverage point to check	A checker validates
	count_out reaches its maximum value.	the counter to reach its	how often max_count is	max_count == 1 when
		maximum possible value	triggered.	count_out == max
		$(\{WIDTH\{1'b1\}\}).$		value.
$COUNTER_{-5}$	zero should be asserted when	Directed reset tests and	Coverage point for how of-	A checker verifies zero ==
	count_out is zero.	decrement tests pushing	ten zero is asserted.	1 only when count_out
		count_out to zero.		== 0.

Table 2: Verification Plan for Counter Design

2.6 6. Do File

```
vlog \ counter\_pkg.sv \ counter.v \ counter\_tb.sv \ + cover \ - covercells
vsim -voptargs=+acc work.counter_tb -cover
add wave *
```

```
coverage save counter_tb.ucdb -onexit
run —all
# to run do file
#- do run.txt
# to execute coverage report (one for code coverage and other fuctional coverage)
\# — vcover report counter_tb.ucdb -details -annotate -all -output coverage_rpt.txt -du=counter
# — vcover report -details -cvg -output counter_coverage_report.txt counter_tb.ucdb
2.7 7. code Coverage Report
Coverage Report by DU with details
 = Design Unit: work.counter
Branch Coverage:
    Enabled Coverage
                                    Bins
                                               Hits
                                                        Misses
                                                               Coverage
    Branches
                                      10
                                                 10
                                                                 100.00\%
                                 =Branch Details=
Branch Coverage for Design Unit work.counter
    Line
                  Item
                                              Count
                                                        Source
  File counter.v
                                      \operatorname{-IF} Branch-
    21
                                                501
                                                         Count coming in to IF
    21
                                                158
                                                             if (! rst_n)
    23
                     1
                                                242
                                                             else if (!load_n)
                                                             else if (ce) begin
                                                         All False Count
Branch totals: 4 hits of 4 branches = 100.00\%
                                      -IF Branch-
    ^{26}
                                                         Count coming in to IF
    ^{26}
                                                 32
                                                                 if (up_down)
                     1
                                                                 else
Branch totals: 2 hits of 2 branches = 100.00%
    33
                                                390
                                                         Count coming in to IF
                                                         assign max\_count = (count\_out == \{WIDTH\{1'b1\}\})? 1:0;
    33
                     1
                                                 39
                                                         assign max\_count = (count\_out = \{WIDTH\{1'b1\}\})? 1:0;
                     2
                                                351
Branch totals: 2 hits of 2 branches = 100.00\%
                                      -IF Branch
    34
                                                390
                                                         Count coming in to IF
                     1
                                                         assign zero = (count_out == 0)? 1:0;
    34
                                                115
                                                         assign zero = (count_out == 0)? 1:0;
                     2
                                                275
Branch totals: 2 hits of 2 branches = 100.00\%
Condition Coverage:
    Enabled Coverage
                                            Covered
                                    Bins
                                                               Coverage
                                                        _{
m Misses}
                                       2
    Conditions
                                                             0
                                                                 100.00\%
                                 =Condition Details=
Condition Coverage for Design Unit work.counter —
  File counter.v
                -Focused Condition View-
           33 Item
                     1 (count_out = \{4\{\{1\}\}\})
Condition totals: 1 of 1 input term covered = 100.00%
                             Covered Reason for no coverage
                Input Term
                                                                  _{
m Hint}
  (count_out = \{4\{\{1\}\}\})
                                    Y
     Rows:
                  Hits FEC Target
                                                     Non-masking condition(s)
                     1 (count_out = \{4\{\{1\}\}\})_0
  Row
        1:
                        (count_out = {4{\{1\}\}}})_1
  Row
        2:
                 -Focused Condition View-
           34 Item
                      1 \quad (count\_out == 0)
Condition totals: 1 of 1 input term covered = 100.00%
        Input Term
                      Covered Reason for no coverage
                                                          _{
m Hint}
  (count_out = 0)
                            Y
```

Non-masking condition(s)

Rows:

1:

2:

Row

Row

Hits FEC Target

 $(count_out == 0)_0$

 $(count_out == 0)_1$

Statement Coverage:
Enabled Coverage
Bins Hits Misses

Statement Details

Statement Coverage for Design Unit work.counter —

Statements

Line	${\rm Item}$		Count	Source
File cour	nter.v			
8				module counter (clk ,rst_n , load_n , up_down , ce , data_load , count_out , max_count ,
9				parameter WIDTH = 4;
10				input clk;
11				input rst_n;
12				input load_n;
13				input up_down;
14				input ce;
15				input [WIDTH-1:0] data_load;
16				output reg [WIDTH-1:0] count_out;
17				output max_count;
18				output zero;
19				
20	1		501	always @(posedge clk) begin
21				$if (!rst_n)$
22	1		158	$count_out \ll 0;$
23				else if (!load_n)
24	1		242	count_out <= data_load;
25				else if (ce) begin
26				$if (up_down)$
27	1		32	$count_out \le count_out + 1;$
28				else
29	1		36	$count_out \le count_out - 1;$
30				end
31				end
32				
33	1		391	$assign max_count = (count_out = \{WIDTH\{1'b1\}\})? 1:0;$
34	1		391	assign zero = $(count_out == 0)$? 1:0;
Toggle Cove	erage:			
Enabled	Coverage	$_{ m Bins}$	Hits	Misses Coverage
$\overline{\text{Toggles}}$		30	30	$0 \frac{100.00\%}{}$
		T 1 D		

Coverage

100.00%

0

Toggle Coverage for Design Unit work.counter

0L—>1H "Coverage" Node 1H->0Lсе 1 100.00 clk1 1 100.00 $count_out[0-3]$ 1 1 100.00 $data_load[0-3]$ 1 100.00 load_n 1 100.00 \max_count 1 100.00 rst_n 1 100.00 up_down 1 100.00

zero

1

100.00

Total Node Count = 15 Toggled Node Count = 15 Untoggled Node Count = 0

Toggle Coverage = 100.00% (30 of 30 bins)

Total Coverage By Design Unit (filtered view): 100.00%

2.8 8. functional coverage report

Coverage Report by instance with details

= Instance: /counter_pkg = Design Unit: work.counter_pkg Covergroup Coverage: 100.00%Cover groups1 nanaCoverpoints/Crosses 10 nananaCovergroup Bins 74740 100.00%

Covergroup	Metric	Goal	$_{ m Bins}$	Status
TYPE /counter_pkg/counter_cfg/cg	100.00%	100		Covered
covered/total bins:	74	74	_	Covered
missing/total bins: % Hit:	100.00%	$74 \\ 100$	_	
Coverpoint cp1	100.00%	100	_	Covered

agrand /total bing.	9	0		
<pre>covered/total bins: missing/total bins:</pre>	$\frac{2}{0}$	$\frac{2}{2}$	_	
Whit:	100.00%	100	_	
Coverpoint cp2	100.00%	100	_	Covered
covered/total bins:	2	2	_	Covered
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint cp3	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	<i>a</i> 1
Coverpoint cp4	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins: % Hit:	$0 \\ 100.00\%$	$\begin{array}{c} 2 \\ 100 \end{array}$	_	
Coverpoint cp5	100.00% $100.00%$	100	_	Covered
covered/total bins:	160.00% 16	16	_	Covered
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
Coverpoint cp_load_data	100.00%	100	_	Covered
covered/total bins:	16	16	_	
missing / total bins:	0	16	_	
% Hit:	100.00%	100	_	
Coverpoint cp_count_up_auto	100.00%	100	_	Covered
covered/total bins:	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
Coverpoint cp_count_up	100.00%	100	_	Covered
covered/total bins:	1	1	_	
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	C 1
Coverpoint cp_count_down_auto	$100.00\% \ 16$	$\frac{100}{16}$	_	Covered
<pre>covered/total bins: missing/total bins:</pre>	0	16	_	
Hit:	100.00%	100	_	
Coverpoint cp_count_down	100.00%	100	_	Covered
covered/total bins:	1	1	_	Covered
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	
Covergroup instance \/counter_pkg::counter_cfg::cg				
	100.00%	100	_	Covered
covered/total bins:	74	74	_	
missing/total bins:	0	74	_	
% Hit:	100.00%	100	_	
Coverpoint cp1	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	~ ,
bin auto [0]	159	1	_	Covered
bin auto[1]	343	1	_	Covered
Coverpoint cp2	100.00%	$\frac{100}{2}$	_	Covered
<pre>covered/total bins: missing/total bins:</pre>	0	$\frac{2}{2}$	_	
% Hit:	100.00%	100	_	
bin auto[0]	353	1	_	Covered
bin auto[1]	149	1	_	Covered
Coverpoint cp3	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$ \text{bin } \text{ auto} \left[0 \right]$	273	1	_	Covered
bin auto[1]	229	1	_	Covered
Coverpoint cp4	100.00%	100	_	Covered
covered/total bins:	2	$\frac{2}{2}$	_	
missing/total bins: % Hit:	$0 \\ 100.00\%$	100	_	
bin auto $[0]$	100.00% 146	100	_	Covered
bin auto[0]	356	1	_	Covered
Coverpoint cp5	100.00%	100	_	Covered
covered/total bins:	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
$ \text{bin } \text{ auto} \left[0 \right]$	35	1	_	Covered
bin auto [1]	25	1	_	Covered
bin auto [2]	28	1	_	Covered
bin auto [3]	34	1	_	Covered
bin auto [4]	$\frac{24}{30}$	1 1	_	Covered Covered
$egin{array}{ll} ext{bin auto} [5] \ ext{bin auto} [6] \end{array}$	$\frac{30}{27}$	1	_	Covered
bin auto [7]	$\frac{27}{24}$	1	_	Covered
bin auto [8]	$\frac{24}{25}$	1	_	Covered
bin auto [9]	$\frac{26}{42}$	1	_	Covered
bin auto [10]	27	1	_	Covered
bin auto[11]	41	1	_	Covered
bin auto $[12]$	29	1	_	Covered
bin auto [13]	42	1	_	Covered
bin auto [14]	25	1	_	Covered
bin auto [15]	100.00%	1	_	Covered
Coverpoint cp_load_data	100.00%	100	_	Covered
covered/total bins:	$\begin{array}{c} 16 \\ 0 \end{array}$	16 16	_	
missing/total bins: % Hit:	100.00%	100	_	
/U 1110.	100.00/0	100	_	

bin auto [0]	17	1	_	Covered
bin auto[1]	9	1	_	Covered
bin auto [2]	15	1	_	Covered
bin auto [3]	20	1	_	Covered
bin auto [4]	10	1	_	Covered
bin auto [5]	14	1	_	Covered
bin auto [6]	$\begin{array}{c} 15 \\ 11 \end{array}$	1 1	_	Covered
bin auto [7] bin auto [8]	10	1	_	Covered Covered
bin auto [9]	18	1	_	Covered
bin auto [10]	12	1	_	Covered
bin auto[11]	20	1	_	Covered
bin auto [12]	17	1	_	Covered
bin auto [13]	15	1	_	Covered
bin auto [14]	14	1	_	Covered
bin auto [15]	25	1	_	Covered
Coverpoint cp_count_up_auto	100.00%	100	_	Covered
<pre>covered/total bins: missing/total bins:</pre>	$\begin{array}{c} 16 \\ 0 \end{array}$	$\frac{16}{16}$	_	
% Hit:	100.00%	100	_	
bin auto [0]	42	1	_	Covered
bin auto [1]	2	1	_	Covered
bin auto [2]	6	1	_	Covered
bin auto [3]	4	1	_	Covered
bin auto [4]	2	1	_	Covered
bin auto[5]	5	1	_	Covered
bin auto [6]	1	1	_	Covered
bin auto[7]	4	1	_	Covered
bin auto [8] bin auto [9]	$\frac{1}{5}$	1 1	_	Covered Covered
bin auto [10]	$\frac{3}{4}$	1		Covered
bin auto [11]	9	1	_	Covered
bin auto [12]	6	1	_	Covered
bin auto [13]	2	1	_	Covered
bin auto [14]	5	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[15 \right]$	9	1	_	Covered
Coverpoint cp_count_up	100.00%	100	_	Covered
covered/total bins:	1	1	_	
missing/total bins:	100.00%	1	_	
% Hit: bin overflow	100.00%	100 1	_	Covered
Coverpoint cp_count_down_auto	100.00%	100	_	Covered
covered/total bins:	16	16	_	covered
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
bin auto [0]	48	1	_	Covered
bin auto[1]	10	1	_	Covered
bin auto[2]	6	1	_	Covered
bin auto [3]	$7 \\ 3$	1	_	Covered Covered
$egin{array}{ll} ext{bin auto} \left[4 ight] \ ext{bin auto} \left[5 ight] \end{array}$	5 6	1	_	Covered
bin auto [6]	5	1	_	Covered
bin auto [7]	3	1	_	Covered
bin auto [8]	4	1	_	Covered
bin auto [9]	7	1	_	Covered
bin auto [10]	5	1	_	Covered
bin auto [11]	9	1	_	Covered
bin auto [12]	4	1	_	Covered
bin auto [13]	11	1	_	Covered
bin auto [14]	$\frac{4}{9}$	1 1	_	Covered Covered
bin auto[15] Coverpoint cp_count_down	100.00%	100		Covered
covered/total bins:	100.00%	100	_	Covered
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	
bin underflow	3	1	_	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	$_{ m Bins}$	Status
TYPE /counter_pkg/counter_cfg/cg	100.00%	100		Covered
covered/total bins:	74	74	_	
missing/total bins:	0	74	_	
% Hit:	100.00%	100	_	
Coverpoint cp1	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint cp2	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint cp3	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint cp4	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	

Coverpoint cp5 covered/total bins:				
<u> </u>	100.00%	100		Covered
				Covered
	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
Coverpoint cp_load_data	100.00%	100	_	Covered
covered/total bins:	16	16		00.0104
			_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
Coverpoint cp_count_up_auto	100.00%	100	_	Covered
covered/total bins:	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100		
			_	G 1
Coverpoint cp_count_up	100.00%	100	_	Covered
covered/total bins:	1	1	_	
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	
Coverpoint cp_count_down_auto	100.00%	100		Covered
			_	Covered
covered/total bins:	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
Coverpoint cp_count_down	100.00%	100	_	Covered
•				Covered
covered/total bins:	1	1	_	
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	
Covergroup instance \/counter_pkg::counter_cfg::cg				
(/	100.00%	100	_	Covered
				Covered
covered/total bins:	74	74	_	
missing/total bins:	0	74	_	
% Hit:	100.00%	100	_	
Coverpoint cp1	100.00%	100	_	Covered
				SSVERE
covered/total bins:	$\frac{2}{2}$	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto[0]	159	1	_	Covered
t i	343	1	_	Covered
bin auto [1]				
Coverpoint cp2	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100		
				C 1
bin auto [0]	353	1	_	$\widehat{\text{Covered}}$
$ \text{bin } \text{ auto} \left[1 \right]$	149	1	_	$\operatorname{Covered}$
Coverpoint cp3	100.00%	100	_	Covered
covered/total bins:	2	2	_	
,	0	2		
missing/total bins:			_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \operatorname{auto}[0]$	273	1	_	$\operatorname{Covered}$
bin auto $[1]$	229	1	_	Covered
Coverpoint cp4	100.00%	100	_	Covered
				Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	146	1	_	Covered
				Covered
him auto[1]		1		COVERED
bin auto [1]	356	1	_	
Coverpoint cp5	$356 \\ 100.00\%$	100	_	Covered
. ,	356		_ _ _	
Coverpoint $cp5$ covered/total bins:	$356 \\ 100.00\% \\ 16$	$100\\16$	_ _ _ _	
Coverpoint cp5 covered/total bins: missing/total bins:	$356 \\ 100.00\% \\ 16 \\ 0$	$ \begin{array}{r} 100 \\ 16 \\ 16 \end{array} $	_ _ _ _	
Coverpoint cp5 covered/total bins: missing/total bins: % Hit:	$356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\%$	$100 \\ 16 \\ 16 \\ 100$	- - - -	Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0]	$356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35$	$100 \\ 16 \\ 16 \\ 100 \\ 1$	_ _ _ _ _	Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit:	$356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\%$	$100 \\ 16 \\ 16 \\ 100$	_ _ _ _ _	Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0]	$356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35$	$100 \\ 16 \\ 16 \\ 100 \\ 1$	- - - - - -	Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2]	356 $100.00%$ 16 0 $100.00%$ 35 25 28	100 16 16 100 1 1	- - - - - -	Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ \end{array}$	100 16 16 100 1 1 1	- - - - - -	Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24	100 16 16 100 1 1 1 1	- - - - - - -	Covered Covered Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30	100 16 16 100 1 1 1 1 1	- - - - - - - -	Covered Covered Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27	100 16 16 100 1 1 1 1	- - - - - - - - -	Covered Covered Covered Covered Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30	100 16 16 100 1 1 1 1 1	 	Covered Covered Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24	100 16 16 100 1 1 1 1 1	 	Covered Covered Covered Covered Covered Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1	 	Covered Covered Covered Covered Covered Covered Covered Covered Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42	100 16 16 100 1 1 1 1 1 1 1 1 1	 	Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27	100 16 16 100 1 1 1 1 1 1 1 1 1 1	 	Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41	100 16 16 100 1 1 1 1 1 1 1 1 1	 	Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27	100 16 16 100 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [10] bin auto [11] bin auto [12] bin auto [13]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [10] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [14] bin auto [15]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[14] bin auto[15] Coverpoint cp_load_data covered/total bins:	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ \hline \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[14] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins:	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[11] bin auto[12] bin auto[13] bin auto[14] bin auto[15] Coverpoint cp-load_data covered/total bins: missing/total bins: % Hit:	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ \hline \end{pmatrix}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[14] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins:	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto[0]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ \hline \end{pmatrix}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[0] bin auto[0]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 17 \\ 9 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[14] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[0] bin auto[1] bin auto[0] bin auto[1]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 17 \\ 9 \\ 15 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[14] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[0] bin auto[1] bin auto[1] bin auto[2] bin auto[3]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 17 \\ 9 \\ 15 \\ 20 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[14] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[0] bin auto[1] bin auto[0] bin auto[1]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 17 \\ 9 \\ 15 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[4] bin auto[5] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[15] Coverpoint cp-load_data covered/total bins: missing/total bins: % Hit: bin auto[1] bin auto[0] bin auto[1] bin auto[1] bin auto[1] bin auto[0] bin auto[2] bin auto[3] bin auto[4]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 17 \\ 9 \\ 15 \\ 20 \\ 10 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[5] bin auto[6] bin auto[6] bin auto[7] bin auto[8] bin auto[9] bin auto[10] bin auto[11] bin auto[12] bin auto[13] bin auto[15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto[0] bin auto[1] bin auto[2] bin auto[3] bin auto[3] bin auto[4] bin auto[4] bin auto[5]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [0] bin auto [1] bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [6] bin auto [6] bin auto [7]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [8] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [7] bin auto [8]	$egin{array}{c} 356 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 35 \\ 25 \\ 28 \\ 34 \\ 24 \\ 30 \\ 27 \\ 24 \\ 25 \\ 42 \\ 27 \\ 41 \\ 29 \\ 42 \\ 25 \\ 42 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 16 \\ 0 \\ 100.00\% \\ 17 \\ 9 \\ 15 \\ 20 \\ 10 \\ 14 \\ 15 \\ 11 \\ 10 \\ \end{array}$	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [9] bin auto [10] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [0] bin auto [1] bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [6] bin auto [6] bin auto [7]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [10] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [1] bin auto [1] bin auto [0] bin auto [1] bin auto [1] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [8]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [10] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp-load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [1] bin auto [2] bin auto [3] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [9]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18 12	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [10] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [9] bin auto [10] bin auto [10] bin auto [9] bin auto [10]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18 12 20	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [6] bin auto [6] bin auto [7] bin auto [9] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp-load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [1] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [9] bin auto [10] bin auto [9] bin auto [10] bin auto [11] bin auto [11] bin auto [12]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18 12 20 17	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [10] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp_load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [9] bin auto [10] bin auto [10] bin auto [9] bin auto [10]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18 12 20	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [9] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp-load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [5] bin auto [9] bin auto [1] bin auto [2] bin auto [4] bin auto [5] bin auto [6] bin auto [7] bin auto [8] bin auto [10] bin auto [11] bin auto [12] bin auto [12] bin auto [12] bin auto [13]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18 12 20 17	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
Coverpoint cp5 covered/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [2] bin auto [3] bin auto [4] bin auto [6] bin auto [6] bin auto [7] bin auto [9] bin auto [11] bin auto [12] bin auto [13] bin auto [14] bin auto [15] Coverpoint cp-load_data covered/total bins: missing/total bins: missing/total bins: % Hit: bin auto [0] bin auto [1] bin auto [1] bin auto [5] bin auto [6] bin auto [6] bin auto [7] bin auto [8] bin auto [9] bin auto [9] bin auto [10] bin auto [9] bin auto [10] bin auto [11] bin auto [11] bin auto [12]	356 $100.00%$ 16 0 $100.00%$ 35 25 28 34 24 30 27 24 25 42 27 41 29 42 25 42 $100.00%$ 16 0 $100.00%$ 17 9 15 20 10 14 15 11 10 18 12 20 17 15	100 16 16 100 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered

bin auto [15]	25	1	_	Covered
Coverpoint cp_count_up_auto	100.00%	100	_	Covered
covered/total bins:	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \ \operatorname{auto} \left[0 \right]$	42	1	_	Covered
$\operatorname{bin} \ \operatorname{auto} \left[1 \right]$	2	1	_	Covered
bin auto[2]	6	1	_	Covered
bin auto[3]	4	1	_	Covered
bin auto [4]	2	1	_	Covered
bin auto [5]	5	1	_	Covered
bin auto [6]	1	1	_	Covered
bin auto [7]	4	1	_	Covered
bin auto [8]	1	1	_	Covered
bin auto [9]	5	1	_	Covered
bin auto[10]	4	1	_	Covered
bin auto[11]	9	1	_	Covered
bin auto [12]	6	1	_	Covered
bin auto [13]	2	1	_	Covered
bin auto [14]	5	1	_	Covered
bin auto [15]	9	1	_	Covered
Coverpoint cp_count_up	100.00%	100	_	Covered
covered/total bins:	1	1	_	
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	
bin overflow	6	1	_	Covered
Coverpoint cp_count_down_auto	100.00%	100	_	Covered
covered/total bins:	16	16	_	
missing/total bins:	0	16	_	
% Hit:	100.00%	100	_	
bin auto [0]	48	1	_	Covered
bin auto[1]	10	1	_	Covered
bin auto [2]	6	1	_	Covered
bin auto [3]	7	1	_	Covered
bin auto [4]	3	1	_	Covered
bin auto [5]	6	1	_	Covered
bin auto [6]	5	1	_	Covered
bin auto [7]	3	1	_	Covered
bin auto [8]	4	1	_	Covered
bin auto [9]	7	1	_	Covered
bin auto [10]	5	1	_	Covered
bin auto [11]	9	1	_	Covered
bin auto [12]	4	1	_	Covered
bin auto [13]	11	1	_	Covered
bin auto [14]	4	1	_	Covered
bin auto [15]	9	1	_	Covered
Coverpoint cp_count_down	100.00%	100	_	Covered
covered/total bins:	1	1	_	Covered
missing/total bins:	0	1	_	
% Hit:	100.00%	100	_	
bin underflow	$\frac{100.0070}{3}$	1	_	Covered
om undernow	· ·	1		Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

2.9 9.Waveform




Figure 2: simulation waveform

```
# -- Compiling package counter_tb_sv_unit
 -- Importing package counter_pkg
# -- Compiling module counter_tb
# Top level modules:
# End time: 10:42:00 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Saving coverage database on exit...
# End time: 10:42:03 on Apr 01,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.counter_tb -coverage
# Start time: 10:42:03 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.counter_pkg(fast)
# Loading work.counter_tb_sv_unit(fast)
# Loading work.counter_tb(fast)
# Loading work.counter(fast)
# All done. End of simulation.
# ** Note: $finish : counter_tb.sv(146)
# Time: 5015 ns Iteration: 1 Instance: /counter_tb
# Break in Module counter_tb at counter_tb.sv line 146
```

Figure 3: Transcript : all test cases passed

3 Q3: ALSU

3.1 1. Testbench code

```
'timescale 1ns/1ps
   import ALSU_pkg::*;
   module ALSU_tb;
     // -----
    // Testbench signals
    logic clk;
    logic rst;
11
     logic cin;
12
     logic red_op_A;
    logic red_op_B;
14
     logic bypass_A;
15
    logic bypass_B;
     logic direction;
17
     logic serial_in;
18
     logic signed [2:0] A;
19
     logic signed [2:0] B;
20
     logic [2:0]
     wire [15:0]
                       leds;
     wire signed [5:0] out;
23
25
     // DUT instantiation
     ALSU #(
       .INPUT_PRIORITY("A"),
29
       .FULL_ADDER("ON")
     ) dut (
31
      .clk
                  (clk),
32
       .rst
                  (rst),
      .cin
                  (cin),
34
35
       .red_op_A
                  (red_op_A),
       .red_op_B
                  (red_op_B),
                  (bypass_A),
       .bypass_A
       .bypass_B
                  (bypass_B),
       .direction (direction),
       .serial_in (serial_in),
       . A
41
                   (A),
42
       . В
                  (B),
       .opcode
                  (opcode),
43
                  (leds),
                  (out)
       .out
     // Clock & reset generation
     initial begin
          clk = 0;
52
          forever begin
53
            #5 clk = ~clk;
54
55
57
58
59
    // Create an object for random stimulus
60
     // -----
61
     alsu_rand_class rand_stim;
63
64
    // reset task
65
    // -----
66
     task do_reset();
67
      rst = 1;
      #10;
69
      // Check result against a golden model
70
71
         golden_model(
          rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
```

```
direction, opcode
                    );
 74
                 #10;
                rst = 0;
            endtask
 79
             // Golden model for reference
 81
        task golden_model(
 83
                 input logic rst,
                 input logic signed [2:0] A, B,
 84
                 input logic cin, serial_in, red_op_A, red_op_B,
                 input logic bypass_A, bypass_B, direction,
                 input logic [2:0] opcode
 87
 88 );
                 logic signed [5:0] expected_out;
 90
                 logic [15:0] expected_leds;
                 logic invalid_red_op, invalid_opcode, invalid;
 93
                 // Invalid condition handling
 95
                 invalid_red_op = (red_op_A | red_op_B) & (opcode[1] | opcode[2]);
 96
                 invalid_opcode = opcode[1] & opcode[2];
                 invalid = invalid_red_op | invalid_opcode;
100
                 if(rst) begin
                       expected_out = 0;
101
                       expected_leds = 0;
102
103
                 end else begin
                     if (invalid)
104
                          expected_leds = ~expected_leds;
105
                     else
                          expected_leds = 0;
107
108
109
110
111
                 if (bypass_A && bypass_B)
                 <code>expected_out = ("A" == "A")</code> ? A : B; // INPUT_PRIORITY is "A"
112
                 else if (bypass_A)
113
                 expected_out = A;
114
                 else if (bypass_B)
115
                 expected_out = B;
116
                 else if (invalid)
117
                 expected_out = 0;
118
                 else begin
119
                 case (opcode)
120
                          3'hO: begin // OR or Reduction OR
121
                                  if (red_op_A && red_op_B)
122
                                            expected_out = ("A" == "A") ? |A : |B;
                                   else if (red_op_A)
124
125
                                            expected_out = |A;
126
                                   else if (red_op_B)
                                            expected_out = |B;
127
128
                                            expected_out = A | B;
                          end
130
                          3'h1: begin // XOR or Reduction XOR
131
132
                                  if (red_op_A && red_op_B)
                                           expected_out = ("A" == "A") ? ^A : ^B;
133
                                   else if (red_op_A)
134
135
                                            expected_out = ^A;
                                   else if (red_op_B)
136
137
                                            expected_out = ^B;
138
                                   else
                                            expected_out = A ^ B;
139
                          3'h2: expected_out = A + B; // ADD
141
                          3'h3: expected_out = A * B; // MUL
142
                          3'h4: begin // SHIFT
143
                                  if (direction)
144
                                            expected_out = {expected_out[4:0], serial_in};
145
                                            expected_out = {serial_in, expected_out[5:1]};
147
148
                          3'h5: begin // ROTATE
                                   if (direction)
150
                                            expected_out = {expected_out[4:0], expected_out[5]};
151
                                   else
                                            expected_out = {expected_out[0], expected_out[5:1]};
153
154
155
                          default: expected_out = 0;
                 endcase
156
                 end
157
158
                 // Wait another clock so the output is stable
159
160
161
                 #1;
162
                 if ((out != expected_out) && (leds != expected_leds)) begin
163
                          \verb§ error ("[ALSU]_{\sqcup} Mismatch_{\sqcup} with_{\sqcup} golden_{\sqcup} model: {\sqcup} opcode = %0b. {\sqcup} {\sqcup} out = %0d, {\sqcup} expected\_out = %0d", {\sqcup} expected\_out = %
164
                                            opcode, out, expected_out);
165
166
        endtask
167
168
             // Variables for simulation control
169
            integer i, j;
170
171
            // Testbench stimulus generation
172
```

```
initial begin
 // Initialize all inputs
      = 1;
 rst
          = 0;
 red_op_A = 0;
 red_op_B = 0;
 bypass_A = 0;
 bypass_B = 0;
 direction = 0;
 serial_in = 0;
 opcode = 0;
           = 0;
           = 0;
 // Instantiate the random stimulus object
 rand_stim = new();
 // Hold reset for a few clock cycles
 rand_stim.stop();
 do_reset(); // start in reset
 rand_stim.start();
  // -----
 // Phase 1: Full Constrained Randomization (Constraints 1-7 enabled)
 // Disable constraint 8 here
 // -----
 rand_stim.disable_constrain_8();
 display("Phase_1:_Full_constrained_randomization_with_constraints_1-7");
 for (i = 0; i < 400; i = i + 1) begin
   if (!rand_stim.randomize()) begin
        $error("Randomization_failed_in_phase_1_at_iteration_%0d", i);
        $finish;
   end
   @(negedge clk);
   // Drive DUT with randomized values
            = rand_stim.cin;
   cin
   red_op_A = rand_stim.red_op_A;
   red_op_B = rand_stim.red_op_B;
   bypass_A = rand_stim.bypass_A;
   bypass_B = rand_stim.bypass_B;
   direction = rand_stim.direction;
   serial_in = rand_stim.serial_in;
   opcode = rand_stim.opcode;
            = rand_stim.A;
            = rand_stim.B;
   // Wait a clock for inputs to be sampled
   @(posedge clk);
  // Check result against a golden model
  golden_model(
     rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
     direction, opcode
   // Sample only when not in reset or bypass mode
   if (!(rst || bypass_A || bypass_B)) begin
     rand_stim.sample();
   end
 display("ALSU_{\square}Phase_{\square}1_{\square}test_{\square}completed");
 // -----
 // Transition to Phase 2: Opcode Verification
 // -----
 $display("Transitioning_to_Phase_2:_0pcode_verification");
 // Force key signals to 0 as required
        = 0;
 bypass_A = 0;
 bypass_B = 0;
 red_op_A = 0;
 red_op_B = 0;
 // Disable all constraints for the random stimulus object
 // Enable constraint 8 (for unique opcode generation)
 rand_stim.disabled_all_constrains_expect_8();
 // Randomize other inputs once (without constraints)
 if (!rand_stim.randomize()) begin
   $error("Randomization_without_constraints_failed_in_phase_2");
   $finish;
 // Drive constant signals from the randomized object
 cin
        = rand_stim.cin;
 direction = rand_stim.direction;
 serial_in = rand_stim.serial_in;
           = rand_stim.A;
           = rand_stim.B;
   // Sample only when not in reset or bypass mode
   if (!(rst || bypass_A || bypass_B)) begin
     rand_stim.sample();
```

174

175

176

177

178

179

180

181

183

184 185

186

187

189

190

191 192

193 194

195 196

197

198 199

200

201

202

203 204

205

206

207

208 209

210 211

212

213

214

215

216

217

218

219

220

221

222 223

224

225 226 227

228 229

230

231 232 233

234

235

236 237

238 239

241 242

243

244

245

247

248 249

250

251

253

254

255

256 257

258

259

260 261

262 263

264

265

266

267

268

270

```
end
   // -----
   // Phase 2: Nested Loop for Opcode Verification
   // -----
   for (j = 0; j < 6; j = j + 1) begin
     if (!rand_stim.randomize()) begin
       \$error("Randomization_uwithout_uconstraints_ufailed_uin_uphase_u2");
       $finish;
     end
     @(negedge clk);
     opcode = rand_stim.opcode_array[j];
     rand_stim.opcode = rand_stim.opcode_array[j];
     // Drive the DUT with the current opcode while other inputs remain constant
       // Wait a clock for inputs to be sampled
       @(posedge clk);
       // Check result against a golden model
       golden_model(
         rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
         direction, opcode
     // Sample only when not in reset or bypass mode
     if (!(rst || bypass_A || bypass_B)) begin
       rand_stim.sample();
     end
   end
   // End simulation and dump coverage data if needed
   // -----
   $display("Testbench completed.");
   // direct rst value for 0 -> 1
   @(posedge clk);
   rst
   #20;
   $finish;
 end
endmodule
    2. Package code
package ALSU_pkg;
   // -----
   // 1) Define the opcodes (including invalids)
   // -----
   typedef enum logic [2:0] {
               = 3'h0, // 000
= 3'h1, // 001
       OR_O
       XOR_1
                = 3'h2, // 010
       ADD_2
       MUL_3
                = 3'h3, // 011
               = 3'h4, // 100
       SHIFT_4
       ROTATE_5
               = 3'h5, // 101
      INVALID_6 = 3'h6, // 110
INVALID_7 = 3'h7 // 111
   } opcode_e;
   // -----
   // 2) 3-bit signed range is -4 .. +3
   localparam logic signed [2:0] MAXNEG = -4; // 3'b100
   localparam logic signed [2:0] ZERO = 0;
   localparam logic signed [2:0] MAXPOS = 3; // 3'b011
   class alsu_rand_class;
       // -----
       // Randomizable DUT inputs
       // -----
       bit
       rand bit
                           rst;
       rand bit
                           cin;
       rand bit
                           red_op_A;
       rand bit
                           red_op_B;
       rand bit
                           bypass_A;
       rand bit
                           bypass_B;
       rand bit
                           direction;
       rand bit
                           serial_in;
       rand opcode_e
                           opcode;
       rand logic signed [2:0] A;
       rand logic signed [2:0] B;
       rand opcode_e
                           opcode_array[6];
       bit disable_all = 0;
       bit disable_8 = 0;
       // -----
       // Constraints from specification
       // (a) Make RESET happen with a low probability
```

276

277

278

279 280

281

282

283

284 285 286

287

289

290

291

292 293

295

296 297

298 299

300

301

302 303

304

307

308

309

310 311

312

313 314

315 316 317

318 319

12

14

17 18

19

23 24

29

30

31

32

34

35 36

37

38 39

40

41 42

43 44

45

```
constraint c_reset_low_prob {
   if (!disable_all) {
       rst dist { 0 := 95, 1 := 5 };
}
// (b) For ADD or MUL, pick corner values of A,B more often
       (MAXNEG, ZERO, MAXPOS) than the other possibilities.
      Weighted distribution is used here.
constraint c_adder_mult_corner {
    if (!disable_all) {
        if (opcode inside {ADD_2, MUL_3}) {
          A dist { MAXNEG := 3, ZERO := 3, MAXPOS := 3, [-3:-1] := 1, [1:2] := 1 };
          B dist { MAXNEG := 3, ZERO := 3, MAXPOS := 3, [-3:-1] := 1, [1:2] := 1 };
    }
}
// (c) If opcode=OR or XOR and red_op_A=1, then A has exactly one bit set
     and B is 0 .
constraint c_red_opA_onebit {
   if (!disable_all) {
        if ((opcode==OR_O || opcode==XOR_1) && red_op_A==1) {
          // Force B to be 0 or near 0
          B == 0;
          // A has exactly 1 bit set in its 3 bits:
          A dist \{1:=3, 2:=3, MAXNEG:=3, MAXPOS:=1, [-3:0]:=1\};
}
// (d) Similarly, if opcode=OR or XOR and red_op_B=1, then B has exactly one bit set
   and A is 0.
constraint c_red_opB_onebit {
    if (!disable_all) {
        if ((opcode==OR_O || opcode==XOR_1) && red_op_B==1) {
          A == 0;
          B dist \{1:=3, 2:=3, MAXNEG:=3, MAXPOS:=1, [-3:0]:=1\};
        }
    }
}
// (e) Invalid cases (opcode=6 or 7, or red_op_X=1 for non-OR/XOR)
       should occur *less* frequently.
      Weighted distribution on opcode:
constraint c_opcode_distribution {
    if (!disable_all) {
        opcode dist {
          INVALID_6 := 1,
          INVALID_7 := 1,
          OR_O
                     := 5,
          XOR_1
                     := 5,
          ADD_2
                     := 5,
          MUL_3
                     := 5,
          SHIFT_4
                     := 5,
          ROTATE_5
                    := 5
        };
    }
}
// (f) For red_op_A/B, require them to be 0 if opcode in {ADD_2, MUL_3, SHIFT_4, ROTATE_5}
// except for a small chance to produce the invalid scenario:
constraint c_red_op_non_orxor {
    if (!disable_all) {
        if (opcode inside {ADD_2, MUL_3, SHIFT_4, ROTATE_5}) {
          (red_op_A == 0) dist \{0:=95, 1:=5\};
          (red_op_B == 0) dist {0:=95, 1:=5};
        }
    }
}
constraint c_red_op_orxor {
    if (!disable_all) {
        if (opcode inside {XOR_1, OR_0}) {
               {red_op_A, red_op_B} dist {2'b00 :/ 5, 2'b01 :/ 10, 2'b10 :/ 10, 2'b11 :/ 75};
        }
   }
}
// (g) bypass_A and bypass_B should be disabled most of the time
constraint c_bypass_dist {
    if (!disable_all) {
      bypass_A dist {0:=3,1:=1};
      bypass_B dist {0:=3,1:=1};
}
// (h) If SHIFT or ROTATE, do not constrain A,B.
      (No explicit constraint needed => they can be anything.)
// Constraint 8
constraint c_opcode_unique {
    if (!disable_8) {
      foreach (opcode_array[i]) {
        opcode_array[i] == i;
```

53

54 55

56

57

58

60

61 62

63 64

66 67

69

70

72 73

74

75

76

77 78 79

80 81

82 83

84

85

86

87

89

90

91 92

93

95

96

98

99

101

102 103

104

105

106

107

108

109 110

111 112

113 114

115

116

117

118

119

120 121

122

123

124

125 126

127

128

130

131 132

133

134 135

136 137

138

143 144

145

146

147

```
// Functional Coverage
    covergroup cg;
      coverpoint rst;
      coverpoint cin;
      red_op_A_cp: coverpoint red_op_A{
        bins red_op_A_0 = \{0\};
        bins red_op_A_1 = \{1\};
        bins red_op_A_default = default;
      }
      red_op_B_cp: coverpoint red_op_B{
        bins red_op_B_0 = \{0\};
        bins red_op_B_1 = \{1\};
        bins red_op_B_default = default;
      coverpoint bypass_A;
      coverpoint bypass_B;
      coverpoint direction;
      coverpoint serial_in;
      A_cp: coverpoint A {
        bins A_{data_0} = \{0\};
        bins A_data_max = {MAXPOS};
        bins A_data_min = {MAXNEG};
        bins A_data_default = default;
        bins A_data_walkingones[] = {3'b001, 3'b010, 3'b100};
      B_cp: coverpoint B {
        bins B_data_0 = \{0\};
        bins B_data_max = {MAXPOS};
        bins B_data_min = {MAXNEG};
        bins B_data_default = default;
        bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100};
      ALU_cp: coverpoint opcode {
        bins Bins_shift[] = {SHIFT_4, ROTATE_5};
        bins Bins_arith[] = {ADD_2, MUL_3};
        bins Bins_bitwise[] = {OR_O, XOR_1};
        bins Bins_invalid = {INVALID_6, INVALID_7};
        bins Bins_trans = (OR_O => XOR_1 => ADD_2 => MUL_3 => SHIFT_4 => ROTATE_5);
     }
      cross A_cp , red_op_A_cp{
      ignore_bins assert_red_op_A = binsof(A_cp.A_data_walkingones) && binsof(red_op_A_cp.red_op_A_1);
      cross B_cp , red_op_A_cp , red_op_B_cp{
      ignore_bins assert_red_op_B = binsof(B_cp.B_data_walkingones) && binsof(red_op_A_cp.red_op_A_0) &&
          binsof(red_op_B_cp.red_op_B_1) intersect {1};
    endgroup
    // constructor
    function new();
     cg = new();
    endfunction
    //stop covergroup
    function void stop();
        cg.stop();
    endfunction
    //start covergroup
    function void start();
      cg.start();
    endfunction
    //sample covergroup
    function void sample();
        cg.sample();
    endfunction
    // disabled all constrains expect 8
   function void disabled_all_constrains_expect_8();
      disable_all = 1;
      disable_8 = 0;
    endfunction
    // disable constrain 8
    function void disable_constrain_8();
      disable_all = 0;
      disable_8 = 1;
    endfunction
    // enable all constrains
    function void enable_all_constrains();
      disable_all = 0;
      disable_8 = 0;
    endfunction
endclass
```

154 155 156

157

158

159

160

161 162

163

164

165

166

167

169

170

172

173

174

175

176

178 179 180

181

182

184

185 186

187 188

189

190

191

192

193

195

196 197 198

199

201

203

204 205 206

207

208

209

210 211

212 213

214

215

217

218

219

220 221

223

224 225

226

227

229

230

231 232

233

234

235

236

237 238 239

240

241

242

243 244

246 247 248

3.3 3. Design code

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
   parameter INPUT_PRIORITY = "A";
3 parameter FULL_ADDER = "ON";
4 input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5 input [2:0] opcode;
6 input signed [2:0] A, B;
output reg [15:0] leds;
   output reg signed [5:0] out;
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed cin_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
17 //Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
//Registering input signals
23 always @(posedge clk or posedge rst) begin
     if(rst) begin
24
        cin_reg <= 0;</pre>
25
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
27
        bypass_B_reg <= 0;</pre>
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;</pre>
30
        serial_in_reg <= 0;
        opcode_reg <= 0;
32
        A_reg <= 0;
33
        B_reg <= 0;
35
     end else begin
        cin_reg <= cin;</pre>
36
        red_op_B_reg <= red_op_B;</pre>
        red_op_A_reg <= red_op_A;</pre>
        bypass_B_reg <= bypass_B;</pre>
39
        bypass_A_reg <= bypass_A;</pre>
        direction_reg <= direction;</pre>
41
        serial_in_reg <= serial_in;</pre>
42
43
        opcode_reg <= opcode;</pre>
        A_reg <= A;
44
        B_reg \le B;
46
     end
47 end
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
     if(rst) begin
        leds <= 0;
     end else begin
53
         if (invalid)
           leds <= ~leds;</pre>
55
          else
56
           leds <= 0;
     end
58
59 end
61 //ALSU output processing
62 always @(posedge clk or posedge rst) begin
     if(rst) begin
       out <= 0;
64
65
     else begin
       if (bypass_A_reg && bypass_B_reg)
67
         out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
       else if (bypass_A_reg)
         out <= A_reg;
70
71
       else if (bypass_B_reg)
         out <= B_reg;
       else if (invalid)
          out <= 0;
        else begin
            case (opcode)
76
              3'h0: begin
77
78
                if (red_op_A_reg && red_op_B_reg)
                  out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;</pre>
79
                else if (red_op_A_reg)
                  out <= |A_reg;
81
                else if (red_op_B_reg)
82
                  out <= |B_reg;
83
                else
84
85
                  out <= A_reg | B_reg;</pre>
              end
              3'h1: begin
87
                if (red_op_A_reg && red_op_B_reg)
88
                  out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
89
                else if (red_op_A_reg)
90
                  out <= ^A_reg;
91
                else if (red_op_B_reg)
92
                  out <= ^B_reg;</pre>
93
                else
94
                  out <= A_reg ^ B_reg;</pre>
              end
```

```
3'h2: out <= A_reg + B_reg;
97
                3'h3: out <= A_reg * B_reg;
                3'h4: begin
                  if (direction_reg)
100
                    out <= {out[4:0], serial_in_reg};</pre>
101
                  else
102
                    out <= {serial_in_reg, out[5:1]};</pre>
103
                end
104
                3'h5: begin
105
106
                  if (direction_reg)
                    out <= {out[4:0], out[5]};</pre>
107
108
                    out <= {out[0], out[5:1]};</pre>
109
                end
110
             endcase
112
         end
      end
113
114 end
115
116 endmodule
```

3.4 4. Bug Fixes

no bugs except cin_reg is one bit not two bits

3.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU_1	When the reset is asserted, the outputs should be low.	 Directed reset is applied at simulation start via the do_reset() task. Afterwards, the reset signal is randomized with the constraint c_reset_low_prob (5% chance of rst=1). 	 A covergroup in alsu_rand_class monitors transitions on rst. Coverage bins ensure that enough reset assertions are observed during randomization. 	 The golden model is invoked during reset to verify that both out and leds are 0. Any deviation (non-zero outputs when rst is high) flags an error.
ALSU_2	In the absence of invalid conditions, when the opcode is ADD, the output should perform addition on ports A and B, incorporating cin if FULL_ADDER is enabled.	 The random stimulus is generated with the weighted constraint c_opcode_distribution to ensure frequent selection of ADD (3'h2). Inputs A and B are randomized using c_adder_mult_corner to emphasize corner cases (values MAXNEG, ZERO, MAXPOS). Reduction control signals (red_op_A and red_op_B) are mostly deasserted to avoid invalid conditions. 	 The covergroup within alsu_rand_class collects data on opcode, A, B, and cin along with other control signals. Specific bins track the occurrence of corner-case operand values and the frequency of the ADD opcode. 	 After each randomized transaction, the golden_model() task computes the expected output (i.e. A+B plus cin when relevant). The testbench compares the DUT output against the golden model; any mismatch in the computed sum flags an error.

Table 3: Verification Plan

3.6 6. Do File

```
vlib work
vlog ALSU.sv ALSU_tb.sv ALSU_pkg.sv +cover -covercells
vsim -voptargs=+acc work.ALSU_tb -cover
add wave *
coverage save ALSU_tb.ucdb -onexit
run -all

# to run do file
#— do run.txt
#to execute coverage report
#— vcover report ALSU_tb.ucdb -details -annotate -all -output coverage_rpt.txt -du=ALSU
#— vcover report -details -cvg -output ALSU_coverage_report.txt ALSU_tb.ucdb
```

3.7 7. functional Coverage Report

Coverage Report by DU with details

ranch Coverage: Enabled Coverage	Bins	$_{ m Hits}$	Misses	Coverage
Branches	32	32	0	100.00%
ranch Coverage for Design		Details SU		
		Count	Source	

```
816
                                                         Count coming in to IF
    24
    24
                                                            if (rst) begin
                                                  4
                                                            end else begin
    35
                     1
                                                 812
Branch totals: 2 hits of 2 branches = 100.00%
                                     —IF Branch-
    51
                                                819
                                                         Count coming in to IF
                                                 7
                                                           if (rst) begin
    51
                     1
                    1
                                                812
                                                           end else begin
Branch totals: 2 hits of 2 branches = 100.00\%
                                      -{
m IF} Branch-
                                                812
                                                         Count coming in to IF
    54
    54
                     1
                                                622
                                                               if (invalid)
                                                190
                                                                else
                    1
    56
Branch totals: 2 hits of 2 branches = 100.00\%
                                      -IF Branch-
                                                793
                                                         Count coming in to IF
    63
                     1
                                                 4
                                                           if (rst) begin
                    1
                                                789
                                                            else begin
Branch totals: 2 hits of 2 branches = 100.00\%
                                      -IF Branch-
    67
                                                 789
                                                         Count coming in to IF
                     1
                                                 44
                                                              if (bypass_A_reg && bypass_B_reg)
    67
                     1
                                                 167
                                                              else if (bypass_A_reg)
    69
                                                 138
                                                              else if (bypass_B_reg)
    71
                     1
                                                 326
                                                              else if (invalid)
    73
                                                 114
                                                              else begin
                     1
Branch totals: 5 hits of 5 branches = 100.00%
                                      -CASE Branch-
    76
                                                         Count coming in to CASE
                                                 114
    77
                     1
                                                  31
                                                                    3'h0: begin
                     1
                                                  32
                                                                    3'h1: begin
    87
                                                                    3'h2: out \ll A_reg + B_reg;
                                                  10
                                                  17
                                                                    3'h3: out \ll A_reg * B_reg;
                                                  15
                                                                    3'h4: begin
    105
                                                  8
                                                                    3'h5: begin
                                                         All False Count
                                                   1
Branch totals: 7 hits of 7 branches = 100.00%
                                      \operatorname{-IF} Branch-
                                                         Count coming in to IF
                                                  31
    78
                                                                      if (red_op_A_reg && red_op_B_reg)
    78
                     1
                                                   5
                     1
                                                  7
                                                                       else if (red_op_A_reg)
                     1
                                                  10
                                                                       else if (red_op_B_reg)
                                                                       _{
m else}
Branch totals: 4 hits of 4 branches = 100.00\%
                                       -IF Branch
                                                  32
                                                         Count coming in to IF
                     1
                                                  5
                                                                      if (red_op_A_reg && red_op_B_reg)
                     1
                                                  7
                                                                       else if (red_op_A_reg)
                                                                       else if (red_op_B_reg)
Branch totals: 4 hits of 4 branches = 100.00\%
                                      \operatorname{-IF} Branch-
    100
                                                  15
                                                         Count coming in to IF
    100
                     1
                                                  11
                                                                      if (direction_reg)
                    1
Branch totals: 2 hits of 2 branches = 100.00\%
                                       -IF Branch-
    106
                                                         Count coming in to IF
    106
                                                   5
                     1
                                                                      if (direction_reg)
                                                   3
                    1
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
    Enabled Coverage
                                            Covered
                                     Bins
                                                         _{\mathrm{Misses}}
                                                                 Coverage
                                        6
                                                                  100.00\%
    Conditions
                                                              0
                                  =Condition Details=
Condition Coverage for Design Unit work.ALSU —
  File ALSU.sv
                 \operatorname{-Focused} Condition View\operatorname{-}
           67 Item
                       1 (bypass_A_reg && bypass_B_reg)
Line
Condition totals: 2 of 2 input terms covered = 100.00\%
    Input Term
                  Covered Reason for no coverage
                                                       _{
m Hint}
                        Y
  bypass_A_reg
                        \mathbf{Y}
  bypass_B_reg
                  Hits FEC Target
                                                Non-masking condition(s)
     Rows:
```

```
bypass_A_reg_0
  Row
        1:
  Row
        2:
                     1
                        bypass_A_reg_1
                                                bypass_B_reg
                        bypass_B_reg_0
                                                bypass_A_reg
  Row
        3:
                     1
                        bypass_B_reg_1
  Row
        4:
                                                bypass_A_reg
                 -Focused Condition View-
                      1 (red_op_A_reg && red_op_B_reg)
Line
           78 Item
Condition totals: 2 of 2 input terms covered = 100.00%
    Input Term
                  Covered Reason for no coverage
                                                       Hint
                        Y
  red_op_A_reg
                        Y
  red_op_B_reg
                        FEC Target
                                                Non-masking condition(s)
     Rows:
                  _{
m Hits}
  Row
        1:
                        red_op_A_reg_0
                     1
  Row
        2:
                        red_op_A_reg_1
                                                red_op_B_reg
  Row
        3:
                        red_op_B_reg_0
                                                red_op_A_reg
                     1
                        red_op_B_reg_1
        4:
  Row
                     1
                                                red_op_A_reg
                 Focused Condition View-
           88 Item
                      1 (red_op_A_reg && red_op_B_reg)
Line
Condition totals: 2 of 2 input terms covered = 100.00%
    Input Term
                  Covered Reason for no coverage
                                                       Hint
                        Y
  red_op_A_reg
  red_op_B_reg
                        Y
                  _{
m Hits}
                        FEC Target
     Rows:
                                                Non-masking condition(s)
  Row
        1:
                     1
                        red_op_A_reg_0
                        red_op_A_reg_1
                                                red_op_B_reg
  Row
        2:
  Row
        3:
                        red_op_B_reg_0
                                                red_op_A_reg
                     1
  Row
        4:
                        red_op_B_reg_1
                                                red_op_A_reg
                     1
Expression Coverage:
    Enabled Coverage
                                    Bins
                                            Covered
                                                        Misses
                                                                Coverage
                                                                  100.00\%
    Expressions
                                        8
                                                             0
                                  =Expression Details=
Expression Coverage for Design Unit work.ALSU —
  File ALSU.sv
                 -Focused Expression View-
Line
                       1 ((red_op_A_reg \mid red_op_B_reg) & (opcode_reg[1] \mid opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.00%
     Input Term
                   Covered
                            Reason for no coverage
                                                        Hint
   red_op_A_reg
                         Y
   red_op_B_reg
                         Y
                         \mathbf{Y}
  opcode_reg[1]
                         Y
  opcode_reg[2]
     Rows:
                  Hits
                        FEC Target
                                                Non-masking condition(s)
  Row
        1:
                        red_op_A_reg_0
                                                ((opcode_reg[1]
                                                                    opcode_reg[2]) && ~red_op_B_reg)
  Row
        2:
                        red_op_A_reg_1
                                                ((opcode_reg[1]
                                                                    opcode_reg[2]) && ~red_op_B_reg)
  Row
        3:
                        red_op_B_reg_0
                                                ((opcode_reg[1]
                                                                    opcode_reg[2]) && ~red_op_A_reg)
                        red_op_B_reg_1
                                                ((opcode_reg[1]
  Row
        4:
                                                                    opcode_reg[2]) && ~red_op_A_reg)
  Row
        5:
                        opcode_reg[1]_0
                                                ((red_op_A_reg
                                                                   red_op_B_reg) && ~opcode_reg[2])
                                                ((red_op_A_reg
                                                                   red_op_B_reg) && ~opcode_reg[2])
  Row
        6:
                     1
                        opcode_reg[1]_1
                                                                   red_op_B_reg ) && ~opcode_reg [1])
  Row
        7:
                        opcode_reg[2]_0
                                                ((red_op_A_reg
                                                                   red_op_B_reg) && ~opcode_reg[1])
  Row
        8:
                        opcode_reg[2]_1
                                                ((red_op_A_reg
                 -Focused Expression View-
                         (\text{opcode}_{\text{reg}}[1] \& \text{opcode}_{\text{reg}}[2])
Expression totals: 2 of 2 input terms covered = 100.00\%
     Input Term
                   Covered Reason for no coverage
                                                        Hint
  opcode_reg[1]
                         Y
                         Y
  opcode_reg[2]
     Rows:
                  Hits FEC Target
                                                Non-masking condition(s)
        1:
                        opcode_reg[1]_0
                                                opcode_reg[2]
  Row
                     1
  \operatorname{Row}
        2:
                        opcode_reg[1]_1
                                                opcode_reg[2]
        3:
                        opcode_reg[2]_0
                                                opcode_reg[1]
  Row
        4:
                        opcode_reg[2]_1
                                                opcode_reg[1]
  Row
                     1
                 -Focused Expression View-
                       1 (invalid_red_op | invalid_opcode)
Line
Expression totals: 2 of 2 input terms covered = 100.00%
```

Input Term Covered Reason for no coverage Hint

	lid_red_o lid_opcod	-	Y Y					
R	ows:	Hits	FEC Targ	get	Non-n	nasking co	ondition(s)	
Row	1:	1	invalid_	red_op_0	~ inva	lid_opcod	e	
Row	2:	1	invalid_	red_op_1	~ inva	lid_opcod	e	
Row	3:	1	invalid_	invalid_opcode_0		~invalid_red_op		
Row	4:	1	invalid_	opcode_1	_		p	
	ent Cover abled Cov	0		Bins	$_{ m Hits}$	Misses	Coverage	
Sta	atements			48	48	0	100.00%	

Statement Details

Statement Coverage for Design Unit work.ALSU —

File ALSU.sv			
1			module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, c
2			parameter INPUT_PRIORITY = "A";
$\frac{3}{4}$			<pre>parameter FULLADDER = "ON"; input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;</pre>
5			input [2:0] opcode;
6			input signed [2:0] A, B;
7			output reg [15:0] leds;
8			$\hbox{output reg signed } [5:0] \hbox{ out};$
9 10			reg_red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in
11			reg signed cin_reg;
12			reg [2:0] opcode_reg;
13			$\operatorname{reg-signed} \ [2:0] \ \operatorname{A_reg}, \ \operatorname{B_reg};$
$egin{array}{c} 14 \ 15 \end{array}$			wire invalid_red_op, invalid_opcode, invalid;
16			whe hivand-red-op, hivand-opcode, hivand,
17			//Invalid handling
18	1	372	$assign\ invalid_red_op = (red_op_A_reg\ \ red_op_B_reg)\ \&\ (opcode_reg\ [1]\ \ opcode_reg$
19	1	357	assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
$\frac{20}{21}$	1	185	assign invalid = invalid_red_op invalid_opcode;
$\frac{21}{22}$			//Registering input signals
23	1	816	always @(posedge clk or posedge rst) begin
24			if(rst) begin
25	1	4	$\operatorname{cin}_{-}\operatorname{reg} = 0;$
26	1	4	$red_op_B_reg <= 0;$
$\begin{array}{c} 27 \\ 28 \end{array}$	1	$rac{4}{4}$	red_op_A_reg <= 0; bypass_B_reg <= 0;
29	1	4	$bypass_A reg \le 0;$
30	1	4	direction_reg <= 0;
31	1	4	$serial_in_reg <= 0;$
32	1	4	$opcode_reg \le 0;$
$\frac{33}{34}$	1	$\frac{4}{4}$	$A_{reg} <= 0; \\ B_{reg} <= 0;$
35	1	4	end else begin
36	1	812	cin_reg <= cin;
37	1	812	$red_op_B_reg <= red_op_B;$
38	1	812	$red_{op}A_{reg} \ll red_{op}A;$
$\begin{array}{c} 39 \\ 40 \end{array}$	1	812 812	bypass_B_reg <= bypass_B; bypass_A_reg <= bypass_A;
41	1	812	direction_reg <= direction;
42	1	812	serial_in_reg <= serial_in;
43	1	812	opcode_reg <= opcode;
44	1	812	$A_{reg} \ll A;$
45 46	1	812	$B_{reg} \ll B;$ end
47			$_{ m end}$
48			
49			//leds output blinking
50	1	819	always @(posedge clk or posedge rst) begin
51 52	1	7	$if(rst)$ begin $leds \le 0$;
$\frac{52}{53}$	1	1	end else begin
54			if (invalid)
55	1	622	leds <= ~leds;
56			${ m else}$
57	1	190	$leds \le 0;$
$\frac{58}{59}$			end end
60			
61			//ALSU output processing
62	1	793	always @(posedge clk or posedge rst) begin
63			if(rst) begin
64	1	4	$out \le 0;$
			end
65 66			else hegin
66 67			else begin if (bypass_A_reg && bypass_B_reg)

```
else if (bypass_A_reg)
    69
                       1
                                                    167
                                                                    out \leq A_reg;
    70
                                                                  else if (bypass_B_reg)
    71
    72
                       1
                                                    138
                                                                    out \leq B<sub>reg</sub>;
                                                                  else if (invalid)
    73
                       1
                                                    326
    74
                                                                       out \leq 0;
    75
                                                                  else begin
                                                                       case (opcode)
    76
    77
                                                                         3'h0: begin
                                                                           if (red_op_A_reg && red_op_B_reg)
    78
                                                                              out <= (INPUT_PRIORITY == "A")? | A_reg: | B_reg;
                       1
                                                      5
    79
                                                                           else if (red_op_A_reg)
    80
                                                      7
                                                                              out \leq |A_reg|;
                       1
    81
                                                                            else if (red_op_B_reg)
    82
                       1
                                                     10
                                                                              out \leq |B_reg|;
    83
                                                                           e\,l\,s\,e
    84
                       1
                                                      9
                                                                              out \leq A_reg | B_reg;
    85
    86
                                                                         end
                                                                         3'h1: begin
    87
                                                                            if (red_op_A_reg && red_op_B_reg)
    88
                                                                              out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
                       1
                                                      5
    89
                                                                           else if (red_op_A_reg)
    90
                                                      7
                                                                             out <= A_reg;
                       1
    91
                                                                           else if (red_op_B_reg)
    92
                                                                              out \leq ^B_reg;
    93
                       1
                                                     12
                                                                           _{\rm else}
    94
    95
                       1
                                                      8
                                                                              out <= A\_reg ^ B\_reg;
    96
                                                                         \operatorname{end}
                                                     10
    97
                       1
                                                                         3'h2: out \ll A_reg + B_reg;
                                                                         3'h3: out <= A_reg * B_reg;
    98
                       1
                                                     17
    99
                                                                         3'h4: begin
    100
                                                                           if (direction_reg)
    101
                       1
                                                     11
                                                                              out <= {out [4:0], serial_in_reg};
    102
                                                                           else
    103
                       1
                                                      4
                                                                              out \ll \{serial_in_reg, out[5:1]\};
    104
                                                                         _{\mathrm{end}}
    105
                                                                         3'h5: begin
                                                                            if (direction_reg)
    106
    107
                       1
                                                      5
                                                                              out \le \{out[4:0], out[5]\};
    108
    109
                       1
                                                      3
                                                                              out \leq \{ \text{out} [0], \text{ out} [5:1] \};
Toggle Coverage:
    Enabled Coverage
                                       _{
m Bins}
                                                                     Coverage
                                                   Hits
                                                            _{
m Misses}
    Toggles
                                        118
                                                    118
                                                                  0
                                                                       100.00\%
```

Toggle Details————

Toggle Coverage for Design Unit work.ALSU

Node	1H–> $0L$	0L->1H	"Coverage"
A[0-2]	1	1	100.00
$A \operatorname{reg} \left[0 - 2 \right]$	1	1	100.00
$\ddot{\mathrm{B}}[0-2]$	1	1	100.00
$\mathrm{B} \operatorname{-reg} \left[0 - 2 \right]$	1	1	100.00
$bypass_A$	1	1	100.00
bypass_A_reg	1	1	100.00
$bypass_B$	1	1	100.00
$bypass_B_reg$	1	1	100.00
cin	1	1	100.00
$\operatorname{cin}_{-}\operatorname{reg}$	1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
$\operatorname{direction_reg}$	1	1	100.00
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
$ m leds [0{-}15]$	1	1	100.00
$\operatorname{opcode}\left[0-2\right]$	1	1	100.00
$\operatorname{opcode}_{-}\operatorname{reg}[0-2]$	1	1	100.00
$\operatorname{out}\left[0-5\right]$	1	1	100.00
red_op_A	1	1	100.00
$red_op_A_reg$	1	1	100.00
${ m red_op_B}$	1	1	100.00
$red_op_B_reg$	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
$serial_in_reg$	1	1	100.00

Total Node Count = 59 Toggled Node Count = 59 Untoggled Node Count = 0

Toggle Coverage = 100.00% (118 of 118 bins)

Total Coverage By Design Unit (filtered view): 100.00%

3.8 8. code Coverage Report

=== Instance: /ALSU_pkg === Design Unit: work.ALSU_pkg

Covergroup Coverage:
Covergroups
Coverpoints/Crosses
Covergroup Bins 1 100.00%nana13 nana60 60 0 100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100		Covered
covered/total bins:	60	60	_	Covered
missing/total bins:	0	60	_	
% Hit:	100.00%	100	_	
Coverpoint rst	100.00%	100	_	$\operatorname{Covered}$
covered/total bins: missing/total bins:	$\frac{2}{0}$	$rac{2}{2}$	_	
% Hit:	100.00%	100	_	
Coverpoint cin	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	$100.00\% \ 100.00\%$	$\begin{array}{c} 100 \\ 100 \end{array}$	_	Covered
Coverpoint red_op_A_cp covered/total bins:	$\frac{100.00\%}{2}$	$\frac{100}{2}$	_	Covered
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint red_op_B_cp	100.00%	100	_	Covered
covered/total bins:	$\frac{2}{2}$	2	_	
missing/total bins: % Hit:	100.0097	2	_	
% Hit: Coverpoint bypass_A	$100.00\% \ 100.00\%$	$\begin{array}{c} 100 \\ 100 \end{array}$	_	Covered
covered/total bins:	$\frac{100.0076}{2}$	$\frac{100}{2}$	_	00,0104
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint bypass_B	100.00%	100	_	Covered
covered/total bins:	$\frac{2}{0}$	$\frac{2}{2}$	_	
missing/total bins: % Hit:	100.00%	$\begin{array}{c} 2 \\ 100 \end{array}$	_	
Coverpoint direction	100.00% $100.00%$	100	_	Covered
covered/total bins:	2	$\frac{100}{2}$	_	Covered
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint serial_in	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins: % Hit:	$0\\100.00\%$	$\frac{2}{100}$	_	
$Coverpoint A_{cp}$	100.00%	100		Covered
covered/total bins:	5	5	_	Covered
missing/total bins:	0	5	_	
% Hit:	100.00%	100	_	
Coverpoint B_cp	100.00%	100	_	$\operatorname{Covered}$
<pre>covered/total bins: missing/total bins:</pre>	$\frac{5}{0}$	5 5	_	
% Hit:	100.00%	100		
Coverpoint ALU_cp	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
$\frac{\text{Cross } \#\text{cross}_0\#}{\text{covered }/\text{total bins}}$	100.00% 8	$\frac{100}{8}$	_	$\operatorname{Covered}$
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
Cross #cross1#	100.00%	100	_	Covered
covered/total bins:	18	18	_	
missing/total bins:	0	18	_	
<pre>% Hit: Covergroup instance \/ALSU_pkg::alsu_rand_class::cg</pre>	100.00%	100	_	
Covergroup instance (/ nebo-pkg arsulfandlerasseg	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	60	60	_	
missing/total bins:	0	60	_	
% Hit:	100.00%	100	_	
Coverpoint rst covered/total bins:	100.00%	$\frac{100}{2}$	_	$\operatorname{Covered}$
missing/total bins:	$\frac{2}{0}$	$\frac{2}{2}$	_	
% Hit:	100.00%	100	_	
bin auto[0]	214	1	_	Covered
bin auto[1]	15	1	_	Covered
Coverpoint cin	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	2	_	
missing/total bins: % Hit:	$0\\100.00\%$	$\begin{array}{c} 2 \\ 100 \end{array}$	_	
bin auto [0]	100.00% 108	1	_	Covered
bin auto[1]	121	1	_	Covered
Coverpoint red_op_A_cp	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	

% Hit:	100 000	100		
1 . 1 . 4 . 0	100.00%	100	_	
bin red_op_A_0	43	1	_	Covered
bin red_op_A_1	$186 \\ 0$	1	_	Covered ZERO
default bin red_op_A_default	100.00%	100	_	ZERO Covered
Coverpoint red_op_B_cp covered/total bins:	100.00%	$100 \\ 2$	_	Covered
missing/total bins:	0	$\frac{2}{2}$	_	
% Hit:	100.00%	100	_	
bin red_op_B_0	40	1	_	Covered
bin red_op_B_1	189	1	_	Covered
default bin red_op_B_default	0	1	_	ZERO
Coverpoint bypass_A	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	$\overline{2}$	_	
% Hit:	100.00%	100	_	
bin auto[0]	225	1	_	Covered
bin auto [1]	4	1	_	Covered
Coverpoint bypass_B	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$\operatorname{bin} \ \operatorname{auto} \left[0 \right]$	224	1	_	Covered
${\rm bin \ \ auto} [1]$	5	1	_	$\operatorname{Covered}$
Coverpoint direction	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	~ .
bin auto[0]	115	1	_	Covered
bin auto[1]	114	1	_	Covered
Coverpoint serial_in	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	$0\\100.00\%$	2	_	
% Hit:		100	_	Covered
bin auto[0]	113	1	_	
bin auto[1]	$\frac{116}{100.00\%}$	$\begin{matrix} 1 \\ 100 \end{matrix}$	_	Covered Covered
Coverpoint A_cp			_	Covered
covered/total bins:	$\frac{5}{0}$	5 5	_	
missing/total bins: % Hit:	100.00%	100	_	
bin A_data_0	57	1		Covered
bin A_data_max	28	1		Covered
bin A_data_min	$\frac{28}{28}$	1	_	Covered
bin A_data_walkingones[1]	$\frac{26}{25}$	1	_	Covered
bin A_data_walkingones [2]	30	1	_	Covered
default bin A_data_default	61	-	_	Occurred
Coverpoint B_cp	100.00%	100	_	Covered
covered/total bins:	5	5	_	0010104
missing/total bins:	0	5	_	
% Hit:	100.00%	100		
	100.0070	100	_	
bin B_data_0	45	1	_	Covered
bin B_data_0			_ _ _	$egin{array}{c} ext{Covered} \ ext{Covered} \end{array}$
	45	1	_ _ _ _	
$egin{array}{ll} egin{array}{ll} egi$	$\frac{45}{35}$	1	_ _ _ _	Covered
$egin{array}{lll} egin{array}{lll} eta_1 & B_data_max \ eta_1 & B_data_min \end{array}$	$\frac{45}{35}$	1 1 1	_ _ _ _ _	$egin{array}{c} ext{Covered} \ ext{Covered} \end{array}$
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones[1]	$45 \\ 35 \\ 31 \\ 28$	1 1 1 1	- - - - -	Covered Covered Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones[1] bin B_data_walkingones[2]	45 35 31 28 28	1 1 1 1	- - - - -	Covered Covered Covered Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default	45 35 31 28 28 62	1 1 1 1	- - - - - -	Covered Covered Covered Covered Occurred
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins:	45 35 31 28 28 62 $100.00%$ 8 0	1 1 1 1 1 100 8 8	- - - - - - -	Covered Covered Covered Covered Occurred
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit:	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$	1 1 1 1 1 100 8	- - - - - - - -	Covered Covered Covered Occurred Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4]	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40	1 1 1 1 1 100 8 8 100	- - - - - - - - -	Covered Covered Covered Occurred Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones[1] bin B_data_walkingones[2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift[SHIFT_4] bin Bins_shift[ROTATE_5]	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40	1 1 1 1 1 100 8 8 100 1	- - - - - - - - -	Covered Covered Covered Covered Covered Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2]	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39	1 1 1 1 1 100 8 8 100 1 1	- - - - - - - - - -	Covered Covered Covered Covered Covered Covered Covered Covered Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3]	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46	1 1 1 1 1 100 8 8 100 1 1 1	_ _	Covered Covered Covered Covered Covered Covered Covered Covered Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0]	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25	1 1 1 1 100 8 8 100 1 1 1	_ _ _	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1]	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28	1 1 1 1 1 100 8 8 100 1 1 1 1	- - -	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1	_ _ _	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1	- - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross_0#	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins:	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8	1 1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: missing/total bins:	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit:	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8	1 1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: Mit: Auto, Default and User Defined Bins:	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$	1 1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$	1 1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross_0# covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_walkingones [1],="" red_op_a_0=""></a_data_walkingones></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4	1 1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - -	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_walkingones [1],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""></a_data_min,></a_data_walkingones></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$	1 1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- - - - - - - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_walkingones [1],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""></a_data_min,></a_data_walkingones></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_invalid bin Bins_trans Cross #cross_0# covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 100 8 8 100 1 1 1 1	- - - - - - - - -	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE.5] bin Bins_arith [ADD_2] bin Bins_arith [MUL.3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_0, red_op_a_1=""> bin <a_< td=""><td>45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33</td><td>1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 100 8 8 100 1 1 1 1</td><td>- - - - - - - - -</td><td>Covered Covered Covered</td></a_<></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_0,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 100 8 8 100 1 1 1 1	- - - - - - - - -	Covered
bin B_data_0 bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: missing/total bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 100 8 8 8 100	- - - - - - - - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: wishift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: wishift: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> bin <a_data_nax, red_op_a_0=""></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 100 8 8 8 100	- - - - - - - - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE.5] bin Bins_arith [ADD.2] bin Bins_arith [MUL.3] bin Bins_bitwise [OR.0] bin Bins_bitwise [XOR.1] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_walkingones [1],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> bin <a_data_on, red_on_on,="" red_on_on<="" td=""><td>45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2 24</td><td>1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 100 8 8 8 100</td><td>- - - - - - - - -</td><td>Covered Covered Covered</td></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_on,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_walkingones></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2 24	1 1 1 1 1 100 8 8 100 1 1 1 1 1 1 1 100 8 8 8 100	- - - - - - - - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp	45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max red_op_a_0=""> bin <a_data_nax red_op_a_0=""> bin <a_data_n< td=""><td>45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2 24 49 $100.00%$ 18</td><td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td>- - - - - - - - -</td><td>Covered Covered Covered</td></a_data_n<></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_nax></a_data_max></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2 24 49 $100.00%$ 18	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_min, red_op_a_0=""> lin <a_data_min, red_op_a_1=""> covered/total bins: ignore_bin assert_red_op_A Cross #cross1# covered/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins:</a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2 24 49 $100.00%$ 18	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> line <a_data_nax, red_op_a_0=""> line salata_0, red_op_A_0> line salata_nata_0, red_op_A_0> line salata_nata_0, red_op_A_0> line salata_nata_0, red_op_A_0></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 $100.00%$ 8 0 $100.00%$ 40 41 39 46 25 28 10 1 $100.00%$ 8 0 $100.00%$ 4 2 24 4 26 33 2 24 49 $100.00%$ 18 0 $100.00%$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_min, red_op_a_0=""> lin <a_data_min, red_op_a_1=""> covered/total bins: ignore_bin assert_red_op_A Cross #cross1# covered/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins:</a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 4 2 24 4 4 26 33 2 24 4 49 100.00% 18 0 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_invalid bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> line and Ignore Bins: ignore_bin assert_red_op_A Cross #cross1# covered/total bins: missing/total bins: bin <b_data_walkingones [2],="" red_op_a_1,="" red_op_a_1.<="" td=""><td>45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 8 0 100.00% 8 0 100.00%</td><td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td>- - - - - - - - -</td><td>Covered Covered Covered</td></b_data_walkingones></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 8 0 100.00% 8 0 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> line <a_data_nax, red_op_a_0=""> line salata_0, red_op_A_0> line salata_nata_0, red_op_A_0> line salata_nata_0, red_op_A_0> line salata_nata_0, red_op_A_0></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_nax,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 4 2 24 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 26 33 26 27 28 28 28 28 28 28 28 28 28 28	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_walkingones[1] bin B_data_walkingones[2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE.5] bin Bins_arith [ADD.2] bin Bins_arith [MUL.3] bin Bins_bitwise [OR.0] bin Bins_bitwise [VR.0] bin Bins_bitwise [VR.0] bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones[2], red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max, red_op_a_0=""> bin <a_data_max red_op_a_0=""> bin <a_data_walkingones [2],="" red_op_a_1,="" red_op_a_1,<="" td=""><td>45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 4 2 24 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 26 33 28 10 100.00% 8 0 100.00%</td><td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td>- - - - - - - - -</td><td>Covered Covered Covered</td></a_data_walkingones></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_walkingones[2],>	45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 4 2 24 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 26 33 28 10 100.00% 8 0 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered
bin B_data_max bin B_data_max bin B_data_min bin B_data_walkingones [1] bin B_data_walkingones [2] default bin B_data_default Coverpoint ALU_cp covered/total bins: missing/total bins: missing/total bins: % Hit: bin Bins_shift [SHIFT_4] bin Bins_shift [ROTATE_5] bin Bins_arith [ADD_2] bin Bins_arith [MUL_3] bin Bins_bitwise [OR_0] bin Bins_bitwise [XOR_1] bin Bins_invalid bin Bins_invalid bin Bins_invalid bin Bins_trans Cross #cross0# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <a_data_walkingones [2],="" red_op_a_0=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_1=""> bin <a_data_min, red_op_a_0=""> bin <a_data_max, red_op_a_1=""> bin <a_data_max, red_op_a_0=""> bin <a_data_o, red_op_a_0=""> lilegal and Ignore Bins: ignore_bin assert_red_op_A Cross #cross1# covered/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins: bin <b_data_walkingones [2],="" red_op_a_1,="" red_op_a_1.<="" td=""><td>45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 4 2 24 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 26 33 28 10 100.00% 8 0 100.00%</td><td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td>- - - - - - - - -</td><td>Covered Covered Covered</td></b_data_walkingones></a_data_o,></a_data_max,></a_data_max,></a_data_min,></a_data_min,></a_data_min,></a_data_walkingones>	45 35 31 28 28 62 100.00% 8 0 100.00% 40 41 39 46 25 28 10 1 100.00% 8 0 100.00% 4 2 24 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 4 26 33 2 24 4 26 33 28 10 100.00% 8 0 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- - - - - - - - -	Covered

	17	1	_	Covered
bin <b_data_walkingones[1], red<="" red_op_a_1,="" td=""><td>_op_B_0></td><td></td><td></td><td></td></b_data_walkingones[1],>	_op_B_0>			
	2	1	_	Covered
bin $<$ B_data_min, red_op_A_1, red_op_B_1 $>$	22	1	_	Covered
bin $<$ B_data_min, red_op_A_1, red_op_B_0 $>$	2	1	_	Covered
$bin < B_data_max, red_op_A_1, red_op_B_1 >$	28	1	_	Covered
bin <b_data_0 ,="" red_op_a_1="" red_op_b_1=""></b_data_0>	28	1	_	Covered
$bin < B_data_max, red_op_A_1, red_op_B_0 >$	1	1	_	Covered
bin <b_data_0 ,="" red_op_a_1="" red_op_b_0=""></b_data_0>	14	1	_	Covered
bin <b_data_walkingones [2],="" red<="" red_op_a_0,="" td=""><td>_op_B_0></td><td></td><td></td><td></td></b_data_walkingones>	_op_B_0>			
	1	1	_	Covered
bin <b_data_walkingones[1], red<="" red_op_a_0,="" td=""><td>_op_B_0></td><td></td><td></td><td></td></b_data_walkingones[1],>	_op_B_0>			
	2	1	_	Covered
bin <b_data_min, red_op_a_0,="" red_op_b_1=""></b_data_min,>	5	1	_	Covered
bin <b_data_min, red_op_a_0,="" red_op_b_0=""></b_data_min,>	2	1	_	Covered
$bin < B_data_max, red_op_A_0, red_op_B_1 >$	4	1	_	Covered
$bin < B_data_0, red_op_A_0, red_op_B_1 >$	2	1	_	Covered
bin <b_data_max, red_op_a_0,="" red_op_b_0=""></b_data_max,>	2	1	_	Covered
$bin < B_data_0, red_op_A_0, red_op_B_0 >$	1	1	_	Covered
Illegal and Ignore Bins:				
ignore_bin assert_red_op_B	13		_	Occurred

COVERGROUP COVERAGE:

TYPE /ALSU_pkg/alsu_rand_class/cg	100.00%	100		Covered
covered/total bins:	60	60	_	
missing/total bins:	0	60	_	
% Hit:	100.00%	100	_	
Coverpoint rst	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	~ .
Coverpoint cin	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	$\frac{2}{2}$	2	_	
missing/total bins: % Hit:	$0 \\ 100.00\%$	2	_	
Coverpoint red_op_A_cp	100.00% $100.00%$	$\frac{100}{100}$	_	Covered
covered/total bins:	$\frac{100.00\%}{2}$	2		Covered
missing/total bins:	0	$\frac{2}{2}$	_	
% Hit:	100.00%	100	_	
Coverpoint red_op_B_cp	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint bypass_A	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint bypass_B	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Coverpoint direction	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	2	$\frac{2}{2}$	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	C1
Coverpoint serial_in covered/total bins:	100.00%	$100 \\ 2$	_	Covered
missing/total bins:	$\frac{2}{0}$	$\frac{2}{2}$	_	
Whit:	100.00%	100	_	
$Coverpoint A_{cp}$	100.00% $100.00%$	100		Covered
covered/total bins:	5	5	_	Covered
missing/total bins:	0	5	_	
% Hit:	100.00%	100	_	
Coverpoint B_cp	100.00%	100	_	Covered
covered/total bins:	5	5	_	
missing/total bins:	0	5	_	
% Hit:	100.00%	100	_	
Coverpoint ALU_cp	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
$Cross \#cross_{-}0\#$	100.00%	100	_	$\operatorname{Covered}$
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
Cross #cross1#	100.00%	100	_	Covered
covered/total bins:	18	18	_	
missing/total bins:	0	18	_	
% Hit:	100.00%	100	_	
Covergroup instance \/ALSU_pkg::alsu_rand_class::cg	100.00%	100		Covered
covered/total bins:	60	$\begin{array}{c} 100 \\ 60 \end{array}$	_	Covered
missing/total bins:	0	60	_	
missing/total bins: % Hit:	100.00%	100	_	
Coverpoint rst	100.00% $100.00%$	100	_	Covered
covered/total bins:	$\frac{100.00\%}{2}$	2	_	Ouvered
missing/total bins:	0	$\frac{2}{2}$	_	
% Hit:	100.00%	100		

bin auto [0]	214	1	_	Covered
bin auto[1]	15	1	_	Covered
Coverpoint cin covered/total bins:	100.00% 2	$\frac{100}{2}$	_	Covered
missing/total bins:	0	$\frac{2}{2}$	_	
% Hit:	100.00%	100		
bin auto [0]	100.00%	1	_	Covered
bin auto [1]	121	1	_	Covered
Coverpoint red_op_A_cp	100.00%	100	_	Covered
covered/total bins:	2	$\frac{1}{2}$	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin red_op_A_0	43	1	_	Covered
bin red_op_A_1	186	1	_	Covered
default bin red_op_A_default	0		_	ZERO
${\rm Coverpoint}\ {\rm red_op_B_cp}$	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	~ 1
bin red_op_B_0	40	1	_	Covered
bin red_op_B_1	189	1	_	Covered
default bin red_op_B_default Coverpoint bypass_A	$0\\100.00\%$	100	_	ZERO
covered/total bins:	$\frac{100.00\%}{2}$	$\frac{100}{2}$	_	Covered
missing/total bins:	0	$\frac{2}{2}$		
% Hit:	100.00%	100	_	
bin auto [0]	$\frac{225}{2}$	1	_	Covered
bin auto [1]	4	1	_	Covered
Coverpoint bypass_B	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
bin auto [0]	224	1	_	Covered
bin auto[1]	5	1	_	Covered
Coverpoint direction	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
$ \text{bin } \text{ auto} \left[0 \right]$	115	1	_	Covered
bin auto[1]	114	1	_	Covered
Coverpoint serial_in	100.00%	100	_	Covered
covered/total bins:	$\frac{2}{2}$	$\frac{2}{2}$	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	C 1
bin auto [0]	113	1	_	Covered
bin auto[1]	$116\\100.00\%$	1	_	Covered
Coverpoint A_cp		100	_	Covered
<pre>covered/total bins: missing/total bins:</pre>	$\frac{5}{0}$	5 5	_	
% Hit:	100.00%	100	_	
bin A_{data}	57	1	_	Covered
bin A_data_max	28	1	_	Covered
bin A_data_min	28	1	_	Covered
bin A_data_walkingones[1]	25	1	_	Covered
bin A_data_walkingones[2]	30	1	_	Covered
default bin A_data_default	61		_	Occurred
$\operatorname{Coverpoint}\ \operatorname{B-cp}$	100.00%	100	_	Covered
covered/total bins:	5	5	_	
missing/total bins:	0	5	_	
% Hit:	100.00%	100	_	
bin B_data_0	45	1	_	Covered
bin B_data_max	35	1	_	Covered
bin B_data_min	31	1	_	Covered
bin B_data_walkingones [1]	28	1	_	Covered
bin B_data_walkingones[2]	$\frac{28}{62}$	1	_	Covered
default bin B_data_default Coverpoint ALU_cp	100.00%	100	_	Occurred Covered
covered/total bins:	8	8		Covered
missing/total bins:	0	8		
% Hit:	100.00%	100	_	
bin Bins_shift [SHIFT_4]	40	1	_	Covered
bin Bins_shift [ROTATE_5]	41	1	_	Covered
bin Bins_arith [ADD_2]	39	1	_	Covered
bin Bins_arith [MUL_3]	46	1	_	Covered
bin Bins_bitwise [OR_0]	$\frac{10}{25}$	1	_	Covered
bin Bins_bitwise [XOR_1]	28	1	_	Covered
bin Bins_invalid	10	1	_	Covered
bin Bins_trans	1	1	_	Covered
$Cross \#cross_{-}0\#$	100.00%	100	_	Covered
covered/total bins:	8	8	_	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	,			
bin <a_data_walkingones[2], red_op_a_0=""></a_data_walkingones[2],>	4	1	_	Covered
bin <a_data_walkingones[1], red_op_a_0=""></a_data_walkingones[1],>	$\frac{2}{24}$	1 1	_	Covered Covered
bin <a_data_min, red_op_a_1=""> bin <a_data_min_red_op_a_0></a_data_min_red_op_a_0></a_data_min,>	24	1	_	Covered Covered
bin <a_data_min, red_op_a_0=""> bin <a_data_may_red_op_a_1></a_data_may_red_op_a_1></a_data_min,>	$\frac{4}{26}$	1 1	_	Covered Covered
bin <a_data_max ,="" red_op_a_1=""> bin <a_data_0 ,="" red_op_a_1=""></a_data_0></a_data_max>	33	1	_	Covered
bin <a_data_max, red_op_a_1=""></a_data_max,>	33 2	1	_	Covered
bin $\langle A_{\text{data-max}}, \text{red-op-}A_{\text{-}0} \rangle$	24	1	_	Covered
Illegal and Ignore Bins:	<u> 4</u>	1		20,0104
0				

ignore_bin assert_red_op_A	49		_	Occurred
Cross #cross1#	100.00%	100	_	Covered
covered/total bins:	18	18	_	
missing/total bins:	0	18	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <b_data_walkingones[2], re<="" red_op_a_1,="" td=""><td>$d_{p}B_{1}$</td><td></td><td></td><td></td></b_data_walkingones[2],>	$d_{p}B_{1}$			
	18	1	_	Covered
bin <b_data_walkingones[2], re<="" red_op_a_1,="" td=""><td>$d_{p}B_{0}$</td><td></td><td></td><td></td></b_data_walkingones[2],>	$d_{p}B_{0}$			
	3	1	_	Covered
bin <b_data_walkingones[1], re<="" red_op_a_1,="" td=""><td>$d_{p}B_{1}$</td><td></td><td></td><td></td></b_data_walkingones[1],>	$d_{p}B_{1}$			
	17	1	_	Covered
bin <b_data_walkingones[1], re<="" red_op_a_1,="" td=""><td>$d_{-}op_{-}B_{-}0>$</td><td></td><td></td><td></td></b_data_walkingones[1],>	$d_{-}op_{-}B_{-}0>$			
	2	1	_	Covered
$bin < B_data_min, red_op_A_1, red_op_B_1 >$	22	1	_	Covered
$\label{eq:bin_scale} \begin{cal} $	2	1	_	Covered
$bin < B_{data_max}, red_{op_A_1}, red_{op_B_1} >$	28	1	_	Covered
$bin < B_data_0, red_op_A_1, red_op_B_1 >$	28	1	_	Covered
$\label{eq:bin} $$ < B_{data_max}, red_op_A_1, red_op_B_0 > $$$	1	1	_	Covered
$\label{eq:bin_scale} \begin{array}{l} \text{bin} \ <\!\! \text{B_data_0} \ , \\ \text{red_op_A_1} \ , \\ \text{red_op_B_0} \!> \\ \end{array}$	14	1	_	Covered
$bin < B_data_walkingones[2], red_op_A_0, re$	$d_{p}B_{0}$			
	1	1	_	Covered
$bin < B_data_walkingones[1], red_op_A_0, re$	$d_{-}op_{-}B_{-}0>$			
	2	1	_	Covered
$\label{eq:bin_scale} \begin{cal} $	5	1	_	Covered
$\label{eq:bin_scale} \begin{cases} $\operatorname{bin} < B_{-} & \operatorname{data_min}, \operatorname{red_op_A_0}, \operatorname{red_op_B_0} > \\ \end{cases}$	2	1	_	Covered
$\label{eq:bin} $$ < B_{data_max}, red_op_A_0, red_op_B_1 > $$$	4	1	_	Covered
$\label{eq:bin_scale} \begin{cases} $\operatorname{bin} < B_{-} \\ \operatorname{data0}, \\ \operatorname{redop} \\ \operatorname{A0}, \\ \operatorname{redop} \\ \operatorname{B1} \\ \end{cases} \end{cases}$	2	1	_	Covered
$\label{eq:bin} $$ < B_{data_max}, red_op_A_0, red_op_B_0 > $$$	2	1	_	Covered
$\label{eq:bin_scale} \begin{array}{l} \mathrm{bin} \ <\! \mathrm{B_data_0} \ , \mathrm{red_op_A_0} \ , \mathrm{red_op_B_0} \! > \\ \end{array}$	1	1	_	Covered
Illegal and Ignore Bins:				
$ignore_bin \ assert_red_op_B$	13		_	Occurred

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

3.9 9. Waveform



Figure 4: simulation waveform $\,$

```
VSIM(paused)> do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2 1 Compiler 2021.05 May 15 2021
# Start time: 06:04:48 on Apr 01,2025
# vlog -reportprogress 300 ALSU.sv ALSU_tb.sv ALSU_pkg.sv "+cover" -covercells
# -- Compiling module ALSU
# -- Compiling package ALSU tb sv unit
# -- Importing package ALSU_pkg
# -- Compiling module ALSU tb
# -- Compiling package ALSU_pkg
# Top level modules:
       ALSU tb
# End time: 06:04:48 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ALSU_tb -coverage
# Start time: 06:04:48 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv std.std
# Loading work.ALSU_pkg(fast)
# Loading work.ALSU tb sv unit(fast)
# Loading work.ALSU tb(fast)
# Loading work.ALSU(fast)
# ** Warning: (vsim-8474) A higher value '4' is found in bin 'A_data_walkingones' of Coverpoint 'A_cp'. It is invalid and will be ignored.
# Time: 0 ps Iteration: 0 Process: /ALSU_tb/#INITIAL#173 File: ALSU_pkg.sv Line: 178
# ** Warning: (vsim-8474) A higher value '4' is found in bin 'B data walkingones' of Coverpoint 'B cp'. It is invalid and will be ignored.
   Time: 0 ps Iteration: 0 Process: /ALSU_tb/#INITIAL#173 File: ALSU_pkg.sv Line: 185
# Phase 1: Full constrained randomization with constraints 1-7
# ALSU Phase 1 test completed
# Transitioning to Phase 2: Opcode verification
# Testbench completed.
# ** Note: $finish : ALSU_tb.sv(315)
# Time: 8175 ns Iteration: 0 Instance: /ALSU_tb
# 1
# Break in Module ALSU_tb at ALSU_tb.sv line 315
```

Figure 5: Transcript : all test cases passed

4 Q4: my_mem

4.1 1. Testbench code

```
module tb_my_mem;
    //-----
    // 1. Setup and Data Structures
    //-----
    localparam int TESTS = 100;
    // DUT signals
    logic clk;
    logic
               write;
    logic
               read;
10
    logic [7:0] data_in;
11
    logic [15:0] address;
12
    logic [7:0] data_out;
13
    // Instantiate the DUT (assuming my_mem is defined in another file)
15
    my_mem dut (
16
17
      .clk(clk),
     .write(write),
18
     .read(read),
19
      .data_in(data_in),
      .address(address),
21
      .data_out(data_out)
22
23
    );
24
    // Dynamic arrays for stimulus generation
25
    int
         address_array[];  // Stores random addresses
26
            data_to_write_array[]; // Stores random data values
27
28
29
    // Associative array for expected results, indexed by address (key type: int)
    logic [8:0] data_read_expect_assoc [int];
30
    // Queue to store the actual data read from the DUT
32
    byte data_read_queue[$];
33
34
    // Counters for self-checking
35
    int error_count = 0;
36
    int correct_count = 0
39
    // Clock Generation
41
    initial begin
42
      clk = 0;
     forever #5 clk = ~clk; // 10 time units clock period
44
45
46
47
    // 2. Task Implementations
48
    //-----
49
    // Task: stimulus_gen
50
    \ensuremath{//} Generates random addresses and data values TESTS times.
51
52
    task stimulus_gen;
     int i:
53
54
     for (i = 0; i < TESTS; i++) begin</pre>
       address_array[i] = $urandom_range(0, 65535); // 16-bit address space
55
       56
57
    endtask
```

```
// Task: golden_model
                  // Populates the expected data associative array using the addresses and data values.
  61
                  task golden_model;
  63
                       int i;
                         for (i = 0; i < TESTS; i++) begin</pre>
  64
                               // Calculate even parity using ~~ operator; expected memory stored as {parity, data}
  65
                               data_read_expect_assoc[address_array[i]] = {~^data_to_write_array[i], data_to_write_array[i]};
                        end
  67
                   endtask
                   // Task: check9Bits
  70
  71
                   // Checks if the lower 8 bits of the stored data in the DUT match the expected data.
  72
                  task check9Bits(input int addr);
                        if (data_out !== data_read_expect_assoc[addr][7:0] && dut.mem_array[addr][9] !== data_read_expect_assoc[addr][7:0]) begin
  73
  74
  75
                               $stop;
                         end else
  76
                               correct_count++;
                   endtask
                   // 3. Initial Block Implementation
  81
  82
                  initial begin
                         // Allocate dynamic arrays for stimulus generation % \left( 1\right) =\left( 1\right) \left( 1\right) \left(
  84
                         address_array = new[TESTS];
  85
                         data_to_write_array = new[TESTS];
  87
                         // 3.1 Data preparation: generate stimulus and expected results.
  88
                         stimulus_gen();
                         golden_model();
                         // 3.2 Write Operations:
                         // Drive write operations on the negative edge of the clock.
  93
  94
                         read = 0;
  95
                         for (int i = 0; i < TESTS; i++) begin</pre>
                               address = address_array[i];
  98
                               data_in = data_to_write_array[i];
                               @(negedge clk);
  99
                         end
                         write = 0;
101
102
                         // 3.4 Read and Self-Checking:
                         // loop through the associative array keys == loops over TESTS.
104
                         foreach (data_read_expect_assoc[addr]) begin
105
                               @(negedge clk);
106
                               address = addr;
                                                                                                // Drive the address port with the stored address
107
                               read = 1;
108
                               @(negedge clk);
                                                                                                // Wait for read to take effect on positive edge
110
                                if (data_read_expect_assoc.exists(addr)) begin
111
112
                                      // Call the check task comparing data read vs. expected
                                     check9Bits(addr);
113
114
115
                               // Store the read data into the queue
116
                               data_read_queue.push_back(data_out);
117
118
                         end
                         read = 0;
119
120
                         // 3.5 Test Completion and Reporting:
121
                         $display("===_\Test_\Completion_\Report_\====");
122
123
                         // Print out the read data stored in the queue using a while loop and pop_front.
124
                         while (data_read_queue.size() > 0) begin
                               $display("Read_Data:_\%0h", data_read_queue.pop_front());
125
126
                         $display("Correct_Count:_\%0d", correct_count);
127
                         $display("Error_Count___:_\%0d", error_count);
128
129
                         $finish:
130
131
133 endmodule
```

4.2 2. Bug Fixes

no bugs except cin_reg is one bit not two bits

4.3 3. Verification Plan

4.4 4. Do File

```
vlib work
vlog my_mem.sv tb_my_mem.sv +cover -covercells
vsim -voptargs=+acc work.tb_my_mem -cover
add wave *
coverage save tb_my_mem.ucdb -onexit
run -all
```

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
RAM_WR_1	Write Operation: When	- Randomly generate 16-bit addresses and 8-		- Compare the stored memory content against
	the write signal is asserted,	bit data values Drive these values on the		the expected value using a golden model
	the design should store the	negative clock edge and assert write until the		Flag mismatches in the testbench if the cap-
	incoming 8-bit data along	next positive edge is reached, ensuring data is		tured value deviates from the expected result.
	with its even parity bit (in	captured.		
	the MSB) into the memory			
	at the specified address.			
RAM_RD_1	Read Operation: When the	- Reuse the addresses from the write phase		- Use self-check tasks to compare the DUT
	read signal is asserted, the	Drive the read signal on the proper clock edge		output with the expected data derived from
	design should output the	to sample the stored data.		the golden model Report and count errors if
	lower 8 bits of the stored			the returned data does not match the expected
	data from the memory cor-			lower 8 bits.
	responding to the specified			
	address.			
RAM_PRIO_1	Priority Handling: When	- Generate scenarios where write and read sig-		- Verify that when both signals are active, the
	both write and read signals	nals could overlap Ensure that the write		output corresponds to the write operation and
	are potentially asserted, the	signal is asserted with higher priority (e.g., by		that the read data is consistent with the stored
	design should prioritize the	timing write before read) in the stimulus.		value (i.e., read is not performed concurrently
	write operation and not al-			with a write).
	low simultaneous read and			
	write.			

Table 4: Verification Plan for the Single-Port RAM with Even Parity

4.5 5. Waveform




Figure 6: simulation waveform

```
vsim -voptargs="+acc" work.tb_my_mem -coverage
Start time: 18:11:14 on Mar 31,2025
 ** Note: (vsim-8009) Loading existing optimized design _opt
Loading sv_std.std
# Loading work.tb_my_mem(fast)
Loading work.my mem(fast)
 ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
           File in use by: Administrator Hostname: DESKTOP-B5P8COV ProcessID: 17172
           Attempting to use alternate WLF file "./wlftv8ya4v".
  ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
           Using alternate file: ./wlftv8ya4v
 === Test Completion Report ===
Read Data: 2c
 Read Data: d6
# Read Data: 57
Read Data: 7e
# Read Data: db
 Read Data: 59
 Read Data: 80
Read Data: 7a
Read Data: bd
Read Data: 4e
 Read Data: 20
Read Data: 4a
# Read Data: ad
Read Data: cl
Read Data: 74
 Read Data: 2f
Read Data: d6
# Read Data: d4
Read Data: ff
Read Data: 7c
Read Data: 74
Read Data: 18
Read Data: 5
Read Data: 1c
 Read Data: c4
 Read Data: 6
 Read Data: ce
Read Data: 81
 Read Data: 13
Read Data: fb
# Read Data: 85
# Read Data: 35
# Read Data: a5
# Read Data: ba
Read Data: 89
# Read Data: 14
# Read Data: 17
# Read Data: fe
# Read Data: f
# Read Data: b2
# Read Data: 33
# Read Data: 1c
# Read Data: 5e
# Read Data: 81
Read Data: 4f
# Read Data: e0
# Read Data: 5c
# Read Data: 5e
```

Read Data: e4

```
# Read Data: e4
# Read Data: 8
# Read Data: 98
# Read Data: 8f
# Read Data: 0
# Read Data: al
# Read Data: fd
# Read Data: 4d
# Read Data: 96
# Read Data: 93
# Read Data: 8a
# Read Data: 43
# Read Data: 88
# Read Data: ac
# Read Data: d7
# Read Data: 9b
# Read Data: 8c
# Read Data: bb
# Read Data: 29
# Read Data: 3b
# Read Data: 21
# Read Data: 53
# Read Data: f
# Read Data: a2
# Read Data: 38
# Read Data: 59
# Read Data: d9
# Read Data: 83
# Read Data: 75
# Read Data: a3
# Read Data: 71
# Read Data: ab
# Read Data: 97
# Read Data: 2d
# Read Data: 82
# Read Data: ac
# Read Data: 48
# Read Data: cl
# Read Data: 6a
# Read Data: 82
# Read Data: ff
# Read Data: a8
# Read Data: c0
# Read Data: 2d
# Read Data: f8
# Read Data: 1
# Read Data: 59
# Read Data: bf
# Read Data: e9
 Read Data: a7
 Read Data: 88
 Read Data: 45
# Correct Count: 100
 Error Count : 0 4
 ** Note: $finish
                      : tb_my_mem.sv(130)
     Time: 3 ns Iteration: 1 Instance: /tb_my_mem
```

Figure 7: Transcript : all test cases passed