Assignment 1

Digital Design Verification

Contents

1	Pric	prity Encoder	2
	1.1	1. Design	2
	1.2	2. Verification Plan	2
	1.3	1. Design	2
	1.4	4. Do File	4
	1.5	4. Do File	4
2	ALU	U 4-bit	F
	2.1	1. Design	Ę
	2.2	1. Design	6
	2.3	3. Testbench	E
	$\frac{2.3}{2.4}$	4 Do File	5
	2.5	4. Do File	5
	2.0	o. Coverage Report	
3	DSI		ç
	3.1	1 Design	ę
	3.2	Bug Fixes	1(
	3.3	2. Verification Plan	1(
	3.4	3 Testbench	10
	3.5	4 Do File	13
		5 Coverage Report	15

1 Priority Encoder

1.1 1. Design

```
1 // Bug fix: Compilation error due to 'Y' not being defined as a reg type resolved by adding 'reg' to the Y declaration.
2 // Bug fix: 'valid' output was not reset to zero when synchronous reset was asserted resolved by adding a reset condition for 'valid'
      in the always block.
3 module priority_enc (
     input clk,
     input rst,
input [3:0] D,
     output reg [1:0] Y, // Defined as 'reg' to hold value in always block
     output reg valid // Ensured proper reset behavior
9);
10
always @(posedge clk) begin
    if (rst) begin
12
        Y <= 2, b0;
                          // Reset Y to 0 on reset
13
        valid <= 1'b0;  // Reset valid to 0 on reset</pre>
     end else begin
15
      casex (D)
16
        4'b1000: Y <= 0;
17
        4'bX100: Y <= 1;
18
        4'bXX10: Y <= 2;
19
        4'bXXX1: Y \leq 3;
21
       endcase
       valid <= (~|D) ? 1'b0 : 1'b1; // Set valid based on D input</pre>
22
24 end
26 endmodule
```

1.2 2. Verification Plan

Label	Design Re-quirement De-	Stimulus Generation	Functional	Functionality Check
	scription		Coverage	
RESET_TEST	When reset is asserted, out-put Y	Directed at the start of the sim-	-	A checker in the testbench veri-
	should be 00 and valid should be 0	ulation		fies $Y = 00$ and valid $= 0$
ALL_ZERO	When D is 0000, output Y should be	Directed test with $D = 0000$	-	A checker in the testbench veri-
	un-defined (xx) and valid should be 0			fies $Y = xx$ and valid = 0
PRIORITY_0	When D is 1000, Y should be 00 and	Directed test with $D = 1000$	-	A checker in the testbench veri-
	valid should be 1			fies $Y = 00$ and valid = 1
PRIORITY_1	When the high-est priority bit is at 01	Directed tests with $D = 1100$,	-	A checker in the testbench veri-
	(D = 1100 or 0100), Y should be 01	0100		fies $Y = 01$ and valid = 1
PRIORITY_2	When the high-est priority bit is at 10	Directed tests with $D = 0010$,	-	A checker in the testbench veri-
	(D = 0010, 0110, etc.), Y should be 10	0110		fies $Y = 10$ and valid = 1
PRIORITY_3	When the high-est priority bit is at 11	Directed tests with $D = 0001$,	-	A checker in the testbench veri-
	(D = 0001, 0011, etc.), Y should be 11	0011		fies $Y = 11$ and valid = 1

Table 1: Verification Plan

1.3 3. Testbench

```
'timescale 1ns/1ps
 module priority_enc_tb();
                   //---- TB signal declaration -----
                   logic clk;
                                                                    // note : active high synchronous reset
                    logic rst;
                   logic [3:0] D;
                    logic [1:0] Y;
                   logic valid;
12
                    int error_count = 0; // Error count variable
14
15
                   //----- instantiate DUT ------
16
                   //-----
17
                   priority_enc DUT (
18
                             .clk(clk),
                              .rst(rst),
                               .D(D),
21
                               .Y(Y),
                               .valid(valid)
26
                    //---- generate clock -----
27
                    //-----
                    localparam CLOCK_PERIOD = 10;
29
                    always begin
30
                            #(CLOCK_PERIOD/2) clk = ~clk;
31
32
33
34
                   //---- reset task -----
35
                    //----
36
                    task check_rst(input [1:0] expected_output);
37
                   begin
38
                               @(negedge clk);
39
                               if(Y != expected_output || valid != 1'b0) begin
                                                                                                                                                                             // using -- or not and --- as no one from two checking condition not be violated
40
                                          error_count++;
41
                                          $\display("Reset_test_failed:\( \text{rst} = \%0b, \( \text{D} = \%0b, \( \text{V} = \text{V} = \%0b, \\ \text{V} = \%0b, \( \text{V} = \%0b, \\ \text{V}
                                          $stop;
43
                               end else begin
```

```
$\display("Reset_test_passed:_rst=%0b,_D=%0b,_Y=%0b,_valid=%0b,_time=%0t", rst, D, Y, valid, $\time);
              // wait 5ns then toggle reset
              #(CLOCK_PERIOD/2) rst = 0;
end
endtask
//-----
//---- all zero task -----
//-----
task all_zero(input [1:0] expected_output);
begin
@(negedge clk);
      if(Y != expected_output || valid != 1'b0) begin
              error_count++;
              $\display("all_zero_test_failed:\(\_rst=\%0b,\)\(\_P=\%0b,\)\(\_Y=\%0b,\)\(\_valid=\%0b,\)\(\_error_count=\%0d,\)\(\_time=\%0t", rst, D, Y, valid, error_count,\)
                    $time);
              $stop;
       end else begin
              $\display("all_zero_test_passed:\urst=\%0b,\uD=\%0b,\uV=\%0b,\uValid=\%0b,\utime=\%0t", rst, D, Y, valid, $\time);
       #(CLOCK_PERIOD/2);
end
endtask
//----
//---- check task -----
task check_fun(input [1:0] expected_output);
begin
@(negedge clk);
       if(Y != expected_output || valid != 1'b1) begin
              error_count++;
              $display("check_test_failed:_rst=%0b,_D=%0b,_Y=%0b,_valid=%0b,_error_count=%0d,_time=%0t", rst, D, Y, valid, error_count,
                    $time);
              $stop;
       end else begin
              $\display("check_test_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\text_passed:\t
       #(CLOCK_PERIOD/2);
       end
end
endtask
//----
//---- initial clock -----
//----
initial begin
      // initial values
      clk = 1;
      rst = 0;
      D = 4'b1111;
       //-----
       // test case 1 : test reset
       //----
       #CLOCK_PERIOD;
       rst = 1;
       check_rst(2'b00); // expected output is 00
       // test case 1 : all zeros
       //-----
       D = 4, b0000;
       all_zero(2'bxx);
       //----
       // test case 2 : priority 0
       //-----
       D = 4, b1000;
       check_fun(2'b00);
       //----
       // test case 3 : priority 1
       //----
       D = 4'b1100;
       check_fun(2'b01);
       D = 4'b0100;
       check_fun(2,b01);
       //-----
       // test case 4 : priority 2
       //----
       D = 4'b0010;
       check_fun(2'b10);
       D = 4, b0110;
       check_fun(2'b10);
       D = 4'b1010;
       check_fun(2'b10);
       D = 4'b1110;
       check_fun(2'b10);
       // test case 5 : priority 3
       //----
       D = 4, b0001;
       check_fun(2'b11);
       D = 4, b0011;
       check_fun(2'b11);
       D = 4'b0101;
```

50 51

52

53

55

56 57

58

59

61

62

63

64

66

67

69

70

71 72

73 74

75

77

78

80 81

82

83

84

85

88

89

91

92 93

94 95

97

98

99

100

101 102 103

104

105

106 107

108

109

110

111

112

113 114

115

116

117

118 119

120

121

123

124

125

126

127

128

129

130

131

132 133

134 135

136

137

138

139

140

```
check_fun(2'b11);
D = 4, b0111;
check_fun(2'b11);
D = 4, b1001;
check_fun(2'b11);
D = 4, b1011;
check_fun(2'b11);
D = 4'b1101;
check_fun(2'b11);
D = 4'b1111;
check_fun(2'b11);
// finish simulation
//-----
#CLOCK_PERIOD;
$finish;
\verb"end"
```

144

145

146

147

148

149

150

152

153 154 155

156

157

158

159

160 161

162 endmodule




Figure 1: simulation waveform

```
Transcript =
VSIM 147> restart
# ** Note: (vsim-8009) Loading existing optimized design opt2
# Loading sv_std.std
# Loading work.priority_enc_tb(fast)
# Loading work.priority_enc(fast)
VSIM 148> run -all
# Reset test passed: rst=1, D=1111, Y=0, valid=0, time=15000
# all_zero test passed: rst=0, D=0, Y=0, valid=0, time=25000
# check test passed: rst=0, D=1000, Y=0, valid=1, time=35000
# check test passed: rst=0, D=1100, Y=1, valid=1, time=45000
# check test passed: rst=0, D=100, Y=1, valid=1, time=55000
# check test passed: rst=0, D=10, Y=10, valid=1, time=65000
# check test passed: rst=0, D=110, Y=10, valid=1, time=75000
# check test passed: rst=0, D=1010, Y=10, valid=1, time=85000
# check test passed: rst=0, D=1110, Y=10, valid=1, time=95000
# check test passed: rst=0, D=1, Y=11, valid=1, time=105000
# check test passed: rst=0, D=11, Y=11, valid=1, time=115000
# check test passed: rst=0, D=101, Y=11, valid=1, time=125000
# check test passed: rst=0, D=111, Y=11, valid=1, time=135000
# check test passed: rst=0, D=1001, Y=11, valid=1, time=145000
# check test passed: rst=0, D=1011, Y=11, valid=1, time=155000
# check test passed: rst=0, D=1101, Y=11, valid=1, time=165000
# check test passed: rst=0, D=1111, Y=11, valid=1, time=175000
# ** Note: $finish : priority_enc_tb.sv(159)
    Time: 190 ns Iteration: 0 Instance: /priority_enc_tb
# Break in Module priority_enc_tb at priority_enc_tb.sv line 159
```

Figure 2: Transcript : all test cases passed

1.4 4. Do File

```
vlib work
vlog priority_enc.sv priority_enc_tb.sv +cover -covercells
vsim -voptargs=+acc work.priority_enc_tb -cover
add wave *
coverage save priority_enc_tb.ucdb -du priority_enc -onexit
run -all
```

1.5 5. Coverage Report

Coverage Report by instance with details

```
Instance: /\priority_enc_tb#DUT
Design Unit: work.priority_enc

Branch Coverage:
Enabled Coverage
Branches
7 7 7 0 100.00%
Branches
```

Branch Coverage for instance $/\priority_enc_tb\#DUT$

Line Item Count Source

Branch totals: 2 hits of 2 branches = 100.00%

---CASE Branch-Count coming in to CASE 14171 $4'b1000: Y \le 0;$ 152 4'bX100: Y <= 1;16 1 1 4 $4'bXX10: Y \le 2;$ 171 9 4'bXXX1: Y <= 3;18

All False Count

Branch totals: 5 hits of 5 branches = 100.00%

Statement Coverage:

Enabled Coverage
Bins Hits Misses Coverage
Statements 8 8 0 100.00%

Statement Details

Statement Coverage for instance /\priority_enc_tb#DUT —

$_{ m Line}$	${\rm Item}$	Count	Source
File prior	ity_enc.sv		
1			module priority_enc (
2			input clk,
3			input rst,
4			input [3:0] D,
5			output reg [1:0] Y,
6			output reg valid
7);
8			
9	1	18	always @(posedge clk) begin
10			if (rst) begin
11	1	1	$\dot{Y} \ll 2$, $\dot{b}0$;
12	1	1	$valid \ll 1, b0;$
13			end else begin
14			casex (D)
15	1	1	$4'b1000: Y \le 0;$
16	1	2	$4'bX100: Y \le 1;$
17	1	4	$4'bXX10: Y \le 2;$
18	1	9	4 'bXXX1: $Y \le 3$;
19			endcase
20	1	17	valid <= (~ D)? 1'b0: 1'b1;

Toggle Coverage:

Toggle Details———

Toggle Coverage for instance /\priority_enc_tb#DUT —

Node	1H—>0L	0L->1H	"Coverage"
D[0-3]	1	1	100.00
Y[1-0]	1	1	100.00
clk	1	1	100.00
rst	1	1	100.00
valid	1	1	100.00

Toggle Coverage = 100.00% (18 of 18 bins)

Total Coverage By Instance (filtered view): 100.00%

2 ALU 4-bit

2.1 1. Design

```
// no bugs
module ALU_4_bit (
input clk,
input reset,
input [1:0] Opcode, // The opcode
```

```
output reg signed [4:0] C // ALU output in 2's complement
9);
      reg signed [4:0]
                           Alu_out; // ALU output in 2's complement
11
12
      localparam
                                          = 2'b00; // A + B
                           Add
13
                           Add = 2'b00; // A -
Sub = 2'b01; // A -
Not_A = 2'b10; // ~A
      localparam
                         Sub
                                         = 2'b01; // A - B
14
      localparam
      localparam
                           ReductionOR_B = 2'b11; // |B|
16
17
      // Do the operation
18
      always @* begin
19
         case (Opcode)
20
21
          Add: Alu_out = A + B;
          Sub: Alu_out = A - B;
Not_A: Alu_out = ~A;
ReductionOR_B: Alu_out = |B;
22
23
24
           default: Alu_out = 5'b0;
25
         endcase
26
      end // always @ *
28
      // Register output C
29
30
      always @(posedge clk or posedge reset) begin
         if (reset)
31
            C \le 5, p0;
32
         else
33
            C<= Alu_out;</pre>
34
35
37 endmodule
```

2.2 2. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional	Functionality Check
			Coverage	
RESET_TEST	When the reset is asserted, the ALU's	Drive reset high for one clock cycle	Reset behavior;	Compare C to expected value (5'b0)
	output (C) must initialize to 0	(with defined A, B, Opcode) then de-	Initialization	after reset is applied
		assert it; check output immediately af-		
		ter clock edge		
ADDITION	With $Opcode = 00$, the ALU shall per-	Set Opcode to 2'b00 and apply multiple	Signed arith-	Verify that output C exactly
	form signed addition (A + B) with	input vectors (e.g., $0+0$, $-1+(-1)$, $3+1$,	metic addition	matches the expected 5-bit result
	proper handling of negative values and	-5+5) as given in the test cases		from the golden model
	potential overflow			
SUBTRACTION	With $Opcode = 01$, the ALU shall per-	Set Opcode to 2'b01 and provide test	Signed arith-	Check that C equals the computed
	form signed subtraction (A - B) with	vectors $(0-0, -1-(-1), 4-1)$ to exercise	metic subtrac-	difference (using two's complement
	correct arithmetic results even for neg-	both zero and nonzero differences	tion	math) for each test vector
	ative operands			
INVERT_A	With $Opcode = 10$, the ALU shall out-	Set Opcode to 2'b10 and apply vec-	Bitwise inver-	Confirm that the output C matches
	put the bitwise inversion of A with	tors such as $A = 4'b0000, 4'b0011$, and	sion and sign	the expected sign-extended inver-
	proper sign extension to produce a 5-	4'b1111; B is provided but not used for	extension	sion
	bit result	the inversion operation		
REDUCTION_OR_B	With $Opcode = 11$, the ALU shall per-	Set Opcode to 2'b11 and stimulate with	Reduction logic	Compare the output C with the ex-
	form a reduction OR on B (output 1 if	various values of B (e.g., $B = 4'b0000$,	on B; handling	pected value
	any bit of B is high, otherwise 0), with	4'b1111, 4'b0011) while A can be arbi-	of bitwise re-	
	the result extended to 5 bits	trary	duction opera-	
			tions	
DEFAULT_CASE	For undefined or don't care conditions	Drive Opcode and input signals (A, B)	Handling of un-	Verify that C is set to 5'b0 when
	(e.g. $Opcode = x$ or inputs are un-	to 'x' (unknown) values to check that	defined input	invalid or unknown values are pro-
	known), the ALU shall output 0, en-	the default case is properly handled,	conditions; safe	vided
	suring safe behavior	and that C is driven to 0	default outputs	

Table 2: Verification Plan

2.3 3. Testbench

```
module ALU_4_bit_tb();
      //---- TB signal declaration -----
      //-----
      logic clk;
      logic reset;
      logic [1:0] Opcode;
      logic signed [3:0] A, B;
      logic signed [4:0] C;
      int error_count = 0; // Error count variable
12
13
14
      //---- instantiate DUT -----
15
      //-----
      ALU_4_bit DUT (
17
         .clk(clk),
18
19
         .reset(reset),
         .Opcode(Opcode),
20
         .A(A),
21
         .B(B),
22
         .C(C)
23
      );
24
25
26
      //---- generate clock -----
27
      //-----
28
      localparam CLOCK_PERIOD = 10;
29
      always begin
30
        #(CLOCK_PERIOD/2) clk = ~clk;
31
      end
32
```

```
//---- reset task -----
//-----
task reset_ALU(input [4:0] expected_output);
       @(posedge clk);
       if(C != expected_output) begin
               error_count++;
               $\display("Reset_test_failed:\underlineset=\%0b,\uA=\%0b,\uB=\%0b,\uB=\%0b,\uDpcode=\%0b,\uerror\ucount=\%0d,\uExpected=\%0d,\utime=\%0t", reset, A,
                     B, C, Opcode, error_count, expected_output, $time);
               $stop;
                \textbf{\$display}("Reset\_test\_passed:\_reset=\%0b,\_A=\%0b,\_B=\%0b,\_C=\%0b,\_0pcode=\%0b,\_time=\%0t", \textbf{ reset}, \textbf{ A}, \textbf{ B}, \textbf{ C}, \textbf{ 0pcode}, \textbf{\$time}); 
               #(CLOCK_PERIOD/2) reset = 0;
end
endtask
//---- test task -----
task test_ALU(
       input [1:0] op,
       input signed [3:0] a,
       input signed [3:0] b,
       input signed [4:0] expected_output,
       input string operation
);
begin
       Opcode = op;
       A = a;
       B = b;
       @(posedge clk);
       #1;
       if (C !== expected_output) begin
               error count++:
                \textbf{\$display("\%s\_Test\_failed:\_reset=\%0b,\_A=\%0b,\_B=\%0b,\_C=\%0b,\_0pcode=\%0b,\_error\_count=\%0d,\_Expected=\%0d,\_Time=\%0t", \textbf{\$display("\%s\_Test\_failed:\_reset=\%0d,\_A=\%0b,\_B=\%0b,\_C=\%0b,\_0pcode=\%0b,\_error\_count=\%0d,\_Expected=\%0d,\_Time=\%0t", \textbf{\$display("\%s\_Test\_failed:\_reset=\%0d,\_A=\%0b,\_B=\%0b,\_C=\%0b,\_0pcode=\%0b,\_error\_count=\%0d,\_Expected=\%0d,\_Time=\%0t", \textbf{\$display("\%s\_Test\_failed:\_reset=\%0d,\_A=\%0b,\_B=\%0b,\_C=\%0b,\_0pcode=\%0b,\_error\_count=\%0d,\_Expected=\%0d,\_Time=\%0t", \textbf{\$display("\%s\_Test\_failed:\_reset=\%0d,\_B=\%0b,\_B=\%0b,\_C=\%0b,\_0pcode=\%0b,\_error\_count=\%0d,\_Expected=\%0d,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_B=\%0b,\_
                             operation, reset, A, B, C, Opcode, error_count, expected_output, $time);
               $stop;
       end else begin
               display("%sUTestUpassed:Ureset=%0b,UA=%0b,UB=%0b,UC=%0b,U0pcode=%0b,UTime=%0t",
                             operation, reset, A, B, C, Opcode, $time);
               #((CLOCK_PERIOD/2)-1);
       end
end
endtask
//---- initial block -----
//-----
initial begin
       // Initial values
       clk = 0;
       reset = 0;
       Opcode = 2'b01;
       A = 4, b0100;
       B = 4, b0011;
       // test case 1 : test reset
       //-----
       #CLOCK_PERIOD;
       reset = 1;
       reset_ALU(5'b0);
       //----
       // test case 2 : test addition
       test_ALU(2'b00, 4'b0000, 4'b0000, 5'b00000, "Addition"); // Add: 0 + 0 = 0
       test_ALU(2'b00, 4'b1111, 4'b1111, 5'b11110, "Addition"); // Add: -1 + -1 = -2
       test_ALU(2'b00, 4'b0011, 4'b0001, 5'b00100, "Addition"); // Add: 3 + 1
       //-----
       // test case 3 : substraction addition
       test_ALU(2'b01, 4'b0000, 4'b0000, 5'b00000, "Subtraction"); // Sub: 0 - 0 = 0
       test_ALU(2'b01, 4'b1111, 4'b1111, 5'b00000, "Subtraction"); // Sub: -1 - -1 = 0
       test_ALU(2'b01, 4'b0100, 4'b0001, 5'b00011, "Subtraction"); // Sub: 4 - 1 = 3
       //-----
       // test case 4 : invert A "sign extend"
       //-----
       test_ALU(2'b10, 4'b0000, 4'b1100, 5'b11111, "Invert_A"); // Not A: ~0 --> 1_1111
       test_ALU(2'b10, 4'b0011, 4'b0000, 5'b11100, "Invert_A"); // Not A: ~3 --> 1_1100
       test_ALU(2'b10, 4'b1111, 4'b1111, 5'b00000, "Invert_A"); // Not A: ~-1 --> 0_0000
       // test case 5 : Reduction OR B
       //-----
       \texttt{test\_ALU}(2'\texttt{b}11,\ 4'\texttt{b}1111,\ 4'\texttt{b}0000,\ 5'\texttt{b}00000,\ "Reduction\_OR\_B");\ //\ Reduction\ OR\ B:\ |OR\_B"|
       test\_ALU(2'b11,\ 4'b1001,\ 4'b1111,\ 5'b00001,\ "Reduction\_OR\_B");\ //\ Reduction\ OR\ B:\ |-1|
       test_ALU(2'b11, 4'b0000, 4'b0011, 5'b00001, "Reduction_{\sqcup}OR_{\sqcup}B"); // Reduction OR B: |3
       // add this bit only fot toggling op code from 11 to 00 \,
       test_ALU(2'b00, 4'b1011, 4'b0101, 5'b00000, "Addition"); // Add: -5 + 5 = 0
       //-----
       // test case 6 : don't cares "default case"
```

39

41

48

49

51

52

54 55

57

58

60 61

62

63

66

72

77

78

81

83 84

92

94

95 96

98

100

101

102

103 104

106 107

109

110

112

113

114

115

116

117 118 119

120

121 122

123

124 125

126

127 128

129




Figure 3: simulation waveform

```
Top level modules:
        ALU_4_bit_tb
# End time: 03:20:47 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ALU_4_bit_tb -coverage
# Start time: 03:20:47 on Mar 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.ALU_4_bit_tb(fast)
# Loading work.ALU_4_bit(fast)
# Reset test passed: reset=1, A=100, B=11, C=0, Opcode=1, time=15
# Addition Test passed: reset=0, A=0, B=0, C=0, Opcode=0, Time=26
# Addition Test passed: reset=0, A=1111, B=1111, C=11110, Opcode=0, Time=36
# Addition Test passed: reset=0, A=11, B=1, C=100, Opcode=0, Time=46
# Subtraction Test passed: reset=0, A=0, B=0, C=0, Opcode=1, Time=56
# Subtraction Test passed: reset=0, A=1111, B=1111, C=0, Opcode=1, Time=66
# Subtraction Test passed: reset=0, A=100, B=1, C=11, Opcode=1, Time=76
# Invert A Test passed: reset=0, A=0, B=1100, C=11111, Opcode=10, Time=86
# Invert A Test passed: reset=0, A=11, B=0, C=11100, Opcode=10, Time=96
# Invert A Test passed: reset=0, A=1111, B=1111, C=0, Opcode=10, Time=106
# Reduction OR B Test passed: reset=0, A=1111, B=0, C=0, Opcode=11, Time=116
# Reduction OR B Test passed: reset=0, A=1001, B=1111, C=1, Opcode=11, Time=126
# Reduction OR B Test passed: reset=0, A=0, B=11, C=1, Opcode=11, Time=136
# Addition Test passed: reset=0, A=1011, B=101, C=0, Opcode=0, Time=146
# Default Case Test passed: reset=0, A=x, B=x, C=0, Opcode=x, Time=156
# ** Note: $finish
                      : ALU 4 bit tb.sv(139)
    Time: 170 ns Iteration: 0 Instance: /ALU 4 bit_tb
# Break in Module ALU_4_bit_tb at ALU_4_bit_tb.sv line 139
```

Figure 4: Transcript : all test cases passed

2.4 4. Do File

132 133

134

135

```
\begin{tabular}{ll} vlib & work \\ vlog & ALU\_4\_bit\_sv & ALU\_4\_bit\_tb.sv & +cover & -covercells \\ vsim & -voptargs = +acc & work. & ALU\_4\_bit\_tb & -cover \\ add & wave * \\ coverage & save & ALU\_4\_bit\_tb.ucdb & -du & ALU\_4\_bit & -onexit \\ run & -all \\ \end{tabular}
```

2.5 5. Coverage Report

Coverage Report by instance with details

```
=== Instance: /\ALU_4_bit_tb#DUT
= Design Unit: work.ALU_4_bit
Branch Coverage:
                                                      Misses Coverage
    Enabled Coverage
                                   Bins
                                              Hits
                                                           0
                                                               100.00\%
    Branches
                                =Branch Details=
Branch Coverage for instance /\ALU_4_bit_tb#DUT
    Line
                 Item
                                             Count
                                                       Source
  File ALU_4_bit.sv
                                     -CASE Branch-
    21
                                                       Count coming in to CASE
                                                15
                                                                  Add:
    22
                    1
                                                 4
                                                                                   Alu_out = A + B;
                                                                  Sub:
                                                                                   Alu_out = A - B;
    23
                    1
                                                 4
                                                                                   Alu_out = ^A:
                                                 3
                                                                  Not_A:
    24
                                                                  ReductionOR_B: Alu_out = |B:
    25
                                                                default: Alu_out = 5'b0;
Branch totals: 5 hits of 5 branches = 100.00\%
```

-IF Branch

```
32 17 Count coming in to IF
32 1 2 if (reset)
34 1 15 else
```

Branch totals: 2 hits of 2 branches = 100.00%

Statement Coverage:

Enabled Coverage	$_{ m Bins}$	$_{ m Hits}$	Misses	Coverage
Statements	9	9	0	100.00%

Statement Details

Statement Coverage for instance /\ALU_4_bit_tb#DUT —

```
Line
                   Item
                                                Count
                                                           Source
  File ALU_4-bit.sv
                                                           module ALU_4_bit (
    2
                                                                input clk,
    3
                                                                input
                                                                        reset,
                                                                       [1:0] Opcode, // The opcode signed [3:0] A, // Input data A in 2's complement
                                                                input
    4
    5
                                                                input
                                                                input signed [3:0] B, // Input data B in 2's complement
    6
    7
                                                                output reg signed [4:0] C // ALU output in 2's complement
    8
    9
                                                                          );
    10
    11
    12
                                                               reg signed [4:0]
                                                                                              Alu_out; // ALU output in 2's complement
    13
                                                                                                               = 2'b00; //A + B
                                                               localparam
                                                                                              \operatorname{Add}
    14
                                                                                                               = 2'b01; //A - B
                                                                                              \operatorname{Sub}
    15
                                                               localparam
                                                               localparam
                                                                                                                    = 2'b10; // A
    16
                                                                                              Not_A
                                                               localparam
                                                                                              ReductionOR_B = 2'b11; // |B|
    17
    18
    19
                                                               // Do the operation
                                                   15
                                                               always @* begin
    20
                      1
                                                                  case (Opcode)
    21
                                                                        Add:
    22
                      1
                                                    4
                                                                                          Alu_out = A + B;
    23
                      1
                                                    4
                                                                        Sub:
                                                                                          Alu_out = A - B;
                                                    3
                                                                                          Alu_out = ^A;
    24
                      1
                                                                        Not_A:
                                                    3
                                                                        Reduction OR_B: Alu_out = B;
    25
                      1
    ^{26}
                                                    1
                                                                     default:
    27
                                                                  endcase
    28
                                                               end // always @ *
    29
                                                               // Register output C
    30
                      1
                                                   17
                                                               always @(posedge clk or posedge reset) begin
    31
    32
                                                                  if (reset)
    33
                      1
                                                    2
                                                                    C \le 5'b0;
    34
                                                                  else
    35
                      1
                                                   15
                                                                    C<= Alu_out;
Toggle Coverage:
                                                                   Coverage
    Enabled Coverage
                                      _{\mathrm{Bins}}
                                                 Hits
                                                          Misses
                                        44
                                                                0
                                                                    100.00\%
    Toggles
                                                   44
```

Toggle Details———

Toggle Coverage for instance /\ALU_4_bit_tb#DUT —

Node	$1 H\!\!-\!\!>\!\! 0 L$	0L->1H	"Coverage"
A[0-3]	1	1	100.00
$Alu_out[4-0]$	1	1	100.00
B[0-3]	1	1	100.00
C[4-0]	1	1	100.00
Opcode[0-1]	1	1	100.00
clk	1	1	100.00
\mathtt{reset}	1	1	100.00

Toggle Coverage = 100.00% (44 of 44 bins)

Total Coverage By Instance (filtered view): 100.00%

3 DSP

3.1 1 Design

```
module DSP(A, B, C, D, clk, rst_n, P);
parameter OPERATION = "ADD";
input [17:0] A, B, D;
input [47:0] C;
input clk, rst_n;
output reg [47:0] P;
```

```
[17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
  reg
         [18:0] adder_out_stg1, adder_out_stg2;
10 reg
         [47:0] C_reg;
        [36:0] mult_out;
11 reg
12
   always @(posedge clk or negedge rst_n) begin
13
        if (!rst_n) begin
14
            // reset
15
             A_reg_stg1 <= 0;
             A_reg_stg2 <= 0;
17
             B_reg <= 0;
18
19
             D_reg <= 0;
             C_reg <= 0;
20
             adder_out_stg1 <= 0;
21
             adder_out_stg2 <= 0;
             mult_out <= 0;</pre>
23
             P <= 0;
24
25
        end
        else begin
            A_reg_stg1 <= A;
            A_reg_stg2 <= A_reg_stg1;
            B_reg \le B;
29
            C_reg <= C;</pre>
30
            D_reg <= D;
            adder_out_stg2 <= adder_out_stg1;
32
            if (OPERATION == "ADD") begin
33
                adder_out_stg1 <= D_reg + B_reg;</pre>
                P <= mult_out + C_reg;
35
36
            else if (OPERATION == "SUBTRACT") begin
                adder_out_stg1 <= D_reg - B_reg;</pre>
                P <= {{11{mult_out[36]}}, mult_out} - C_reg;</pre>
40
            mult_out <= A_reg_stg2 * adder_out_stg2;</pre>
41
42
   end
43
44
   endmodule
```

3.2 Bug Fixes

• Bug 1: Adder Output Width Mismatch

- Issue: The adder output was stored in 18-bit registers Since the sum or difference of two 18-bit inputs (D_reg + B_reg or D_reg B_reg) can produce a 19-bit result, this caused overflow and data truncation.
- Fix: Increased the adder output width to 19 bits

• Bug 2: Multiplier Output Width Mismatch

- Issue: The multiplier output was defined as 48 bits However, multiplying two 18-bit numbers (A_reg_stg2 * adder_out_stg2) produces a maximum of a 36-bit result, leading to an over-provisioned width and potential misalignment in subsequent operations
- Fix: Adjusted to 37 bits

• Bug 3: Sign Extension Error

- Issue: The subtraction operation did not properly account for the width mismatch between the 37-bit multiplier output (mult_out) and the 48-bit accumulation register (P). This could cause incorrect behavior due to the absence of sign extension
- Fix: Sign extension was added to mult_out before the subtraction, ensuring proper 48-bit alignment

• Bug 4: Uninitialized Registers

- Issue: The following registers did not have an initial reset value, leading to potential X (unknown) states during simulation or invalid values during hardware power-up: [adder_out_stg2 & C_reg]
- Fix: Added reset logic for all registers

3.3 2. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional	Functionality Check
			Coverage	
RESET_TEST	When reset is asserted, the output P	Directed at the start of the simulation	-	A checker verifies $P == 0$ during
	should be zero			reset
ADD_TEST	Perform ADD operation: $P = (A * (D + A))$	Randomized inputs	-	Compare P to golden model result
	+ B)) + C			
SUB_TEST	Perform SUBTRACT operation: P =	Randomized inputs	-	Compare P to golden model result
	(A * (D - B)) - C			
RAND_TEST	Randomize A, B, C, D inputs and ver-	Randomization with constraints	-	Verify against golden model
	ify correct ADD/SUBTRACT results			

Table 3: Verification Plan

3.4 3 Testbench

```
.C(C),
                      .D(D),
                      .clk(clk),
                      .rst_n(rst_n),
                      .P(P)
// Golden Model
reg [47:0] golden_P;
// Clock generation
parameter CLOCK_PERIOD = 10;
always begin
                      #(CLOCK_PERIOD/2) clk = ~clk;
//----
// Reset task
task reset_dut;
                     begin
                                         // Assert reset
                                          rst_n = 0;
                                          @(posedge clk);
                                            // Check output reset to zero
                                            if (P != 48'b0) begin
                                                                  $display("Reset_test_failed:_rst_n=%0b_,_A=%0d_,,_B=%0d_,,_D=%0d_,,_C=%0d_,,_P=%0d_,,_P=%0d_,, rst_n, A, B, D, C, P);
                                                                 $stop;
                                             end else begin
                                                                  display("Reset_test_passed:_rst_n=\%0b_t,_A=\%0d_t,_B=\%0d_t,_D=\%0d_t,_C=\%0d_t,_P=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d_t,_R=\%0d
                                           // Deassert reset
                                           #(CLOCK_PERIOD/2);
                                          rst_n = 1;
endtask
//----
// Check "ADD" result task
task check_ADD_result;
                     begin
                                           // Golden model calculation
                                            golden_P = (A * (D + B)) + C;
                                            // Wait for 4 clock cycles
                                            #50;
                                            // Compare the output with the golden model
                                            if (P !== golden_P) begin
                                                                  display("Error: \_in\_ADD\_TEST\_Mismatch\_found!\_Expected: \_%h, \_Got: \_%h, \_rst\_n=%0b\_, \_A=%0b\_, \_B=%0b\_, \_D=%0b\_, \_C=%0h", golden_P, \_Goden_B
                                                                                   P , rst_n, A, B, D, C);
                                                                  $stop;
                                             end else begin
                                                                   \textbf{\$display} ( \texttt{"Success:} \bot \texttt{in} \bot \texttt{ADD} \bot \texttt{TEST} \bot \texttt{Output} \bot \texttt{matches} \bot \texttt{the} \bot \texttt{golden} \bot \texttt{model.} \bot \texttt{P} \bot = \bot \% \texttt{d} \bot, \texttt{rst\_n} = \% \texttt{0b} \bot, \bot \texttt{A} = \% \texttt{0h} \bot, \bot \texttt{B} = \% \texttt{0h} \bot, \bot \texttt{D} = \% \texttt{0h} \bot, \bot \texttt{C} = \% \texttt{0h} \bot, \bot \texttt{0h} \bot
                                                                                     rst_n, A, B, D, C);
                                            end
                      end
 endtask
//----
// Check "SUBSTRACT" result task
task check_sub_result;
                                           // Golden model calculation
                                            golden_P = (A[17:0] * (D [17:0] - B[17:0])) - C;
                                            // Wait for 4 clock cycles
                                            // Compare the output with the golden model
                                            if (P !== golden_P) begin
                                                                    P , rst_n , A , B , D , C);
                                                                  $stop;
                                            end else begin
                                                                   \textbf{\$display} ( \texttt{"Success:} \bot \texttt{in} \bot \texttt{sub} \bot \texttt{TEST} \bot \texttt{Output} \bot \texttt{matches} \bot \texttt{the} \bot \texttt{golden} \bot \texttt{model.} \bot \texttt{P} \bot \texttt{e} \bot \texttt{Mod} \bot , \texttt{rst} \bot \texttt{n} = \texttt{\%0b} \bot , \bot \texttt{A} = \texttt{\%0b} \bot , \bot \texttt{B} = \texttt{\%0b} \bot , \bot \texttt{D} = \texttt{\%0b} \bot , \bot \texttt{C} = \texttt{\%0b} \bot
                                                                                    rst_n, A, B, D, C);
                                            end
                     end
endtask
//----
// Randomization with constraints
class InputValues;
rand reg [17:0] A, B, D;
rand reg [47:0] C;
// Balanced distribution for extreme and mid-range values
constraint balanced values {
                                      A dist { 18'h00000 := 10, 18'h3FFFF := 40, [18'h00001:18'h3FFFE] :/ 50 };
                                     B dist { 18'h00000 := 10, 18'h3FFFF := 40, [18'h00001:18'h3FFFE] :/ 50 };
```

23

24

27

30

32

33 34

39

41

44

55

56

61

62

64

67

77 78

82

83

94

95

96

97

98

99 100

101

102 103

104

105

106 107

108

109

110

```
D dist { 18'h00000 := 10, 18'h3FFFF := 40, [18'h00001:18'h3FFFE] :/ 50 };
            C dist { 48'h000000000000 := 10, 48'hFFFFFFFFFF := 40, [48'h0000000001:48'hFFFFFFFFE] :/ 50 };
      }
      endclass
      InputValues inputs;
      //-----
      // Randomization and simulation procedure.
      initial begin
         //-----
         // Initialize signals
         //----
         clk = 1, b0;
         rst_n = 1'b1;
         A = 1;
      B = 4;
      C = 2;
      D = 16;
         #(CLOCK_PERIOD);
         // Check reset functionality
         //----
         reset_dut;
          //----
         // Start the test
          inputs = new();
         for (int i = 0; i < 20; i = i + 1) begin
             if (inputs.randomize()) begin
                A = inputs.A;
                B = inputs.B;
                C = inputs.C;
                D = inputs.D;
             end else begin
                $display("Randomization | failed.");
                $stop;
             end
             // Call the check ADD result task
             // operation = "ADD";
             check_ADD_result;
             // Call the check substract result task
             // operation = "SUBTRACT";
             // check_sub_result;
          // Finish the simulation
          $finish;
168 endmodule
```

113

114

115 116 117

118 119

120

121 122

123

124

125

126

127

128

129

130

131

132 133

134 135 136

137

138 139

140

141

142 143

144

145

146 147

148

149

150 151

152 153

154 155

157

158 159

160

161 162

163 164

165




Figure 5: simulation wave form

```
Saving coverage database on exit..
# End time: 07:39:02 on Mar 06,2025, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
 vsim -voptargs="+acc" DSP_tb -coverage
# Start time: 07:39:02 on Mar 06,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.DSP_tb(fast)
# Loading work.DSP(fast)
# Reset test passed: rst_n=0 , A=1 , B=4 , D=16 , C=2 , P=0
 Success: in ADD TEST Output matches the golden model. P = 47253629784669 ,rst_n=1 , A=3ffff , B=3ffff , D=3ffff , C=2ada17e1525b
\sharp Success: in ADD TEST Output matches the golden model. P = 92075442417557 ,rst_n=1 , A=3475e , B=3ffff , D=3ffff , C=53a3c1203e51
                                                                        76601592458 ,rst n=1 , A=3ffff , B=7576 , D=3ffff , C=ffffffffffff
# Success: in ADD TEST Output matches the golden model. P =
                                                                        91005301736 ,rst n=1 , A=3ffff , B=14c18 , D=3ffff , C=ffffffffffff
  Success: in ADD TEST Output matches the golden model. P =
 Success: in ADD TEST Output matches the golden model. P = 84720846239339 ,rst_n=1 , A=0 , B=3ffff , D=304f6 , C=4d0d9bf1f66b
# Success: in ADD TEST Output matches the golden model. P = 221312916716308 ,rst n=1 , A=34cd8 , B=174ae , D=3ffff , C=c9366c842dlc # Success: in ADD TEST Output matches the golden model. P = 90305889272 ,rst n=1 , A=2dbeb , B=3ffff , D=35aac , C=fffffffffffff
 Success: in ADD TEST Output matches the golden model. P =
                                                                        65826281793 ,rst_n=1 , A=279b2 , B=2617c , D=3cf8d , C=ffffffffffff
                                                                       68718952448 ,rst_n=1 , A=3ffff , B=3ffff , D=0 , C=fffffffffff
116296596233 ,rst_n=1 , A=3ffff , B=3ffff , D=2c4f7 , C=ffffffffffff
# Success: in ADD TEST Output matches the golden model. P =
# Success: in ADD TEST Output matches the golden model. P =
 Success: in ADD TEST Output matches the golden model. P = 135848414647937 ,rst_n=1 , A=a52f , B=9ea2 , D=38bba , C=7b8afc6e839d
                                                                        21829960919 ,rst_n=1 , A=ea4c , B=18db3 , D=3ffff , C=ffffffffffff
# Success: in ADD TEST Output matches the golden model. P =
# Success: in ADD TEST Output matches the golden model. P = 230383611827441 ,rst_n=1 , A=0 , B=3ffff , D=121f9 , C=d1885d5854f1 # Success: in ADD TEST Output matches the golden model. P = 281474976710655 ,rst_n=1 , A=0 , B=9735 , D=296cb , C=fffffffffffff
 Success: in ADD TEST Output matches the golden model. P =
                                                                        11602059071 ,rst_n=1 , A=59f4 , B=3ffff , D=3b011 , C=fffffffffff
\# Success: in ADD TEST Output matches the golden model. P = 154346905733293 ,rst_n=1 , A=3ffff , B=3ffff , D=32a23 , C=8c4407fc32cf
# Success: in ADD TEST Output matches the golden model. P =
                                                                        86432741388 ,rst_n=1 , A=3ffff , B=35b5d , D=1ac97 , C=0
# Success: in ADD TEST Output matches the golden model. P =
                                                                        74184371855 ,rst_n=1 , A=3ffff , B=24bef , D=20581 , C=fffffffffff
# Success: in ADD TEST Output matches the golden model. P = 111198330549450 ,rst n=1 , A=12dbf , B=3ffff , D=3ed1 , C=651d5ff8879a
# Success: in ADD TEST Output matches the golden model. P = # ** Note: $finish : DSP_tb.sv(166)
                                                                       27224820219 ,rst_n=1 , A=13361 , B=1f20d , D=3556f , C=ffffffffffff
    Time: 1020 ns Iteration: 0 Instance: /DSP_tb
```

Figure 6: transcript: all tests passed

3.5 4 Do File

```
vlib work
vlog DSP.v DSP_tb.sv +cover -covercells
vsim -voptargs=+acc DSP_tb -cover
add wave *
coverage save DSP_tb.ucdb -du DSP -onexit
run -all
```

3.6 5 Coverage Report

Coverage Report by instance with details

```
= Instance: /\DSP_tb#dut

= Design Unit: work.DSP

Branch Coverage:
Enabled Coverage
Bins Hits Misses Coverage
Branches 2 2 0 100.00%
```

Branch Coverage for instance /\DSP_tb#dut

Line	${\rm Item}$	Count	Source
File DSP.v			
		IF Branch	
14		102	Count coming in to IF
14	1	2	$if (!rst_n) begin$
26	1	100	else begin
Branch totals	s: 2 hits of 2	branches = 100.00%	

Statement Coverage:

Enabled Coverage	$_{ m Bins}$	Hits	${ m Misses}$	Coverage
Statements	19	19	0	$\overline{100.00\%}$

Statement Details=

Statement Coverage for instance /\DSP_tb#dut —

```
Count
File DSP.v
                                                     module DSP(A, B, C, D, clk, rst_n, P);
 1
 2
                                                     parameter OPERATION = "ADD";
 3
                                                     input [17:0] A, B, D;
                                                     input [47:0] C;
 4
 5
                                                     input clk, rst_n;
                                                     output reg [47:0] P;
 6
 7
 8
                                                           [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
                                                           [18:0] adder_out_stg1, adder_out_stg2;
 9
                                                           [47:0] C<sub>reg</sub>;
 10
                                                     reg
 11
                                                          [36:0] mult_out;
                                                     reg
 12
 13
                  1
                                             102
                                                     always @(posedge clk or negedge rst_n) begin
 14
                                                         if (!rst_n) begin
 15
                                                                 // reset
                                               2
 16
                  1
                                                                  A_reg_stg1 \ll 0;
                  1
                                               2
 17
                                                                  A_reg_stg2 \ll 0;
```

```
2
                      1
                                                                         B_reg \ll 0;
    18
                                                    2
                                                                        D_reg \ll 0;
    19
                      1
                                                    2
                                                                         C_reg \ll 0;
    20
                      1
                                                    2
    21
                      1
                                                                         adder_out_stg1 \ll 0;
                                                    2
    22
                      1
                                                                        adder_out_stg2 \ll 0;
                                                    2
                                                                        mult_out <= 0;
    23
                      1
                                                    2
                                                                        P \ll 0;
    24
                      1
    25
                                                              end
    26
                                                              else begin
    27
                      1
                                                  100
                                                                        A \operatorname{reg stg 1} \le A;
                                                  100
                      1
                                                                        A_reg_stg2 \ll A_reg_stg1;
    28
                                                  100
                                                                       B_reg \ll B;
    29
                      1
                                                  100
                                                                       C_reg \ll C;
    30
                      1
                                                                       D_reg \le D;
    31
                      1
                                                  100
                                                  100
                                                                       adder_out_stg2 <= adder_out_stg1;
    32
                      1
                                                                       if (OPERATION == "ADD") begin
    33
                                                  100
                      1
                                                                                adder_out_stg1 <= D_reg + B_reg;
    34
                                                                                P <= mult_out + C_reg;
                      1
                                                  100
    35
    36
                                                                       end
                                                                       else if (OPERATION = "SUBTRACT") begin
    37
                                                                                adder_out_stg1 <= D_reg - B_reg;
    38
                                                                                P <= {{11{mult_out[36]}}}, mult_out} - C_reg;
    39
    40
                                                                       end
                      1
                                                  100
                                                                       mult\_out <= A\_reg\_stg2 * adder\_out\_stg2;
    41
Toggle Coverage:
                                      _{\rm Bins}
    Enabled Coverage
                                                 _{
m Hits}
                                                          Misses
                                                                  Coverage
    Toggles
                                       694
                                                  694
                                                               0
                                                                   100.00\%
```

Toggle Details————

Toggle Coverage for instance $\DSP_tb\#dut$ —

Node	1H–> $0L$	0L->1H	"Coverage"
${ m A[0-17]}$	1	1	100.00
$A \operatorname{reg_stg1}[17-0]$	1	1	100.00
$A_{\tt reg_stg2}[17-0]$	1	1	100.00
$\mathrm{B}[0\!-\!17]$	1	1	100.00
$\mathrm{B}\mathtt{_reg}\left[17\!-\!0 ight]$	1	1	100.00
$\mathrm{C}[0\!-\!47]$	1	1	100.00
$\mathrm{C} \mathrm{_reg} \left[47 \mathrm{-} 0 \right]$	1	1	100.00
$\mathbf{D}[0-17]$	1	1	100.00
$D_{reg}[17-0]$	1	1	100.00
P[47-0]	1	1	100.00
$adder_out_stg1[18-0]$	1	1	100.00
$adder_out_stg2[18-0]$	1	1	100.00
clk	1	1	100.00
$\mathrm{mult_out}\left[36\!-\!0 ight]$	1	1	100.00
rst_n	1	1	100.00

Total Node Count = 347 Toggled Node Count = 347Untoggled Node Count = 0

Toggle Coverage = 100.00% (694 of 694 bins)

Total Coverage By Instance (filtered view): 100.00%