

Assignment 4

Digital Design Verification

Contents

1	Q1: ALSU	2
1.1	1. Testbench code	2
1.2	2. Package code	5
1.3	3. Design code	8
1.4	4. Bug Fixes	9
1.5	5. Verification Plan	9
1.6	6. Do File	9
1.7	7. functional Coverage Report	9
1.8	8. code Coverage Report	17
1.9	9.Waveform	21
2	Q2: SVA	22
2.1	1. Code	22
3	Q3: Counter	22
3.1	1. Testbench code	22
3.2	2. Package code	23
3.3	3. Design code	24
3.4	4. Interface code	25
3.5	5. Bug Fixes	25
3.6	6. Verification Plan	25
3.7	7. Do File	25
3.8	8. code Coverage Report	25
3.9	9. functional coverage report	27
3.10	10.Waveform	29
4	Q4: configuration register	29
4.1	1. Testbench code	29
4.2	2. Design code	31
4.3	3. Bug report	31
4.4	4. Verification Plan	33
4.5	5. Waveform	33

1 Q1: ALSU

1.1 1. Testbench code

```
1  `timescale 1ns/1ps
2
3  import ALSU_pkg::*;
4
5  module ALSU_tb;
6
7      // -----
8      // Testbench signals
9      // -----
10     logic clk;
11     logic rst;
12     logic cin;
13     logic red_op_A;
14     logic red_op_B;
15     logic bypass_A;
16     logic bypass_B;
17     logic direction;
18     logic serial_in;
19     logic signed [2:0] A;
20     logic signed [2:0] B;
21     logic [2:0] opcode;
22     wire [15:0] leds;
23     wire signed [5:0] out;
24
25     // -----
26     // DUT instantiation
27     // -----
28     ALSU #(
29         .INPUT_PRIORITY("A"),
30         .FULL_ADDDER("ON")
31     ) dut (
32         .clk          (clk),
33         .rst          (rst),
34         .cin          (cin),
35         .red_op_A     (red_op_A),
36         .red_op_B     (red_op_B),
37         .bypass_A     (bypass_A),
38         .bypass_B     (bypass_B),
39         .direction    (direction),
40         .serial_in    (serial_in),
41         .A            (A),
42         .B            (B),
43         .opcode       (opcode),
44         .leds         (leds),
45         .out          (out)
46     );
47
48     // -----
49     // Clock & reset generation
50     // -----
51     initial begin
52         clk = 0;
53         forever begin
54             #5 clk = ~clk;
55         end
56     end
57
58
59     // -----
60     // Create an object for random stimulus
61     // -----
62     alsu_rand_class rand_stim;
63
64     // -----
65     // reset task
66     // -----
67     task do_reset();
68         rst = 1;
69         #10;
70         // Check result against a golden model
71         golden_model(
72             rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
73             direction, opcode
74         );
75         #10;
76         rst = 0;
77     endtask
78
79     // -----
80     // Golden model for reference
81     // -----
82     task golden_model(
83         input logic rst,
84         input logic signed [2:0] A, B,
85         input logic cin, serial_in, red_op_A, red_op_B,
86         input logic bypass_A, bypass_B, direction,
87         input logic [2:0] opcode
88     );
89
90         logic signed [5:0] expected_out;
91         logic [15:0] expected_leds;
92
93         logic invalid_red_op, invalid_opcode, invalid;
94
95         // Invalid condition handling
96         invalid_red_op = (red_op_A | red_op_B) & (opcode[1] | opcode[2]);
```

```

97     invalid_opcode = opcode[1] & opcode[2];
98     invalid = invalid_red_op | invalid_opcode;
99
100     if(rst) begin
101         expected_out = 0;
102         expected_leds = 0;
103     end else begin
104         if (invalid)
105             expected_leds = ~expected_leds;
106         else
107             expected_leds = 0;
108     end
109
110
111     if (bypass_A && bypass_B)
112         expected_out = ("A" == "A") ? A : B;  // INPUT_PRIORITY is "A"
113     else if (bypass_A)
114         expected_out = A;
115     else if (bypass_B)
116         expected_out = B;
117     else if (invalid)
118         expected_out = 0;
119     else begin
120         case (opcode)
121             3'h0: begin // OR or Reduction OR
122                 if (red_op_A && red_op_B)
123                     expected_out = ("A" == "A") ? |A : |B;
124                 else if (red_op_A)
125                     expected_out = |A;
126                 else if (red_op_B)
127                     expected_out = |B;
128                 else
129                     expected_out = A | B;
130             end
131             3'h1: begin // XOR or Reduction XOR
132                 if (red_op_A && red_op_B)
133                     expected_out = ("A" == "A") ? ^A : ^B;
134                 else if (red_op_A)
135                     expected_out = ^A;
136                 else if (red_op_B)
137                     expected_out = ^B;
138                 else
139                     expected_out = A ^ B;
140             end
141             3'h2: expected_out = A + B; // ADD
142             3'h3: expected_out = A * B; // MUL
143             3'h4: begin // SHIFT
144                 if (direction)
145                     expected_out = {expected_out[4:0], serial_in};
146                 else
147                     expected_out = {serial_in, expected_out[5:1]};
148             end
149             3'h5: begin // ROTATE
150                 if (direction)
151                     expected_out = {expected_out[4:0], expected_out[5]};
152                 else
153                     expected_out = {expected_out[0], expected_out[5:1]};
154             end
155             default: expected_out = 0;
156         endcase
157     end
158
159     // Wait another clock so the output is stable
160     @(posedge clk);
161     #1;
162
163     if ( (out != expected_out) && (leds != expected_leds)) begin
164         $error("[ALSU]_Mismatch_with_golden_model:_opcode=%0b._out=%0d,_expected_out=%0d",
165             opcode, out, expected_out);
166     end
167 endtask
168
169 // Variables for simulation control
170 integer i, j;
171
172 // Testbench stimulus generation
173 initial begin
174     // Initialize all inputs
175     rst      = 1;
176     cin      = 0;
177     red_op_A = 0;
178     red_op_B = 0;
179     bypass_A = 0;
180     bypass_B = 0;
181     direction = 0;
182     serial_in = 0;
183     opcode    = 0;
184     A         = 0;
185     B         = 0;
186
187     // Instantiate the random stimulus object
188     rand_stim = new();
189
190     // Hold reset for a few clock cycles
191     rand_stim.stop();
192
193     do_reset();  // start in reset
194
195     rand_stim.start();
196

```

```

197 // =====
198 // Phase 1: Full Constrained Randomization (Constraints 1-7 enabled)
199 // Disable constraint 8 here
200 // =====
201 rand_stim.disable_constrain_8();
202 $display("Phase 1: Full constrained randomization with constraints 1-7");
203 for (i = 0; i < 500; i = i + 1) begin
204
205     if (!rand_stim.randomize()) begin
206         $error("Randomization failed in phase 1 at iteration %0d", i);
207         $finish;
208     end
209
210     @(negedge clk);
211
212     // Drive DUT with randomized values
213     cin      = rand_stim.cin;
214     red_op_A = rand_stim.red_op_A;
215     red_op_B = rand_stim.red_op_B;
216     bypass_A = rand_stim.bypass_A;
217     bypass_B = rand_stim.bypass_B;
218     direction = rand_stim.direction;
219     serial_in = rand_stim.serial_in;
220     opcode    = rand_stim.opcode;
221     A         = rand_stim.A;
222     B         = rand_stim.B;
223
224     // Wait a clock for inputs to be sampled
225     @(posedge clk);
226
227
228     // Check result against a golden model
229     golden_model(
230         rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,
231         direction, opcode
232     );
233
234     // Sample only when not in reset or bypass mode
235     if (!(rst || bypass_A || bypass_B)) begin
236         rand_stim.sample();
237     end
238
239 end
240
241 $display("ALSU Phase 1 test completed");
242
243 // =====
244 // Transition to Phase 2: Opcode Verification
245 // =====
246 $display("Transitioning to Phase 2: Opcode verification");
247 // Force key signals to 0 as required
248 rst      = 0;
249 bypass_A = 0;
250 bypass_B = 0;
251 red_op_A = 0;
252 red_op_B = 0;
253
254 // Disable all constraints for the random stimulus object
255 // Enable constraint 8 (for unique opcode generation)
256 rand_stim.disabled_all_constrains_expect_8();
257
258 // Randomize other inputs once (without constraints)
259 if (!rand_stim.randomize()) begin
260     $error("Randomization without constraints failed in phase 2");
261     $finish;
262 end
263 // Drive constant signals from the randomized object
264 cin      = rand_stim.cin;
265 direction = rand_stim.direction;
266 serial_in = rand_stim.serial_in;
267 A         = rand_stim.A;
268 B         = rand_stim.B;
269
270 // Sample only when not in reset or bypass mode
271 if (!(rst || bypass_A || bypass_B)) begin
272     rand_stim.sample();
273 end
274
275
276 // =====
277 // Phase 2: Nested Loop for Opcode Verification
278 // =====
279 for (j = 0; j < 6; j = j + 1) begin
280
281     if (!rand_stim.randomize()) begin
282         $error("Randomization without constraints failed in phase 2");
283         $finish;
284     end
285
286     @(negedge clk);
287     opcode = rand_stim.opcode_array[j];
288     rand_stim.opcode = rand_stim.opcode_array[j];
289
290     // Drive the DUT with the current opcode while other inputs remain constant
291     // Wait a clock for inputs to be sampled
292     @(posedge clk);
293
294     // Check result against a golden model
295     golden_model(
296         rst, A, B, cin, serial_in, red_op_A, red_op_B, bypass_A, bypass_B,

```

```

297     direction, opcode
298 );
299
300 // Sample only when not in reset or bypass mode
301 if (!(rst || bypass_A || bypass_B)) begin
302     rand_stim.sample();
303 end
304
305 end
306
307 // =====
308 // End simulation and dump coverage data if needed
309 // =====
310 $display("Testbench completed.");
311 // direct rst value for 0 -> 1
312 @(posedge clk);
313 rst = 1;
314 #20;
315 $finish;
316 end
317
318 endmodule

```

1.2 2. Package code

```

1 package ALSU_pkg;
2 // -----
3 // 1) Define the opcodes (including invalids)
4 // -----
5 typedef enum logic [2:0] {
6     OR_0      = 3'h0,    // 000
7     XOR_1     = 3'h1,    // 001
8     ADD_2     = 3'h2,    // 010
9     MUL_3     = 3'h3,    // 011
10    SHIFT_4    = 3'h4,    // 100
11    ROTATE_5   = 3'h5,    // 101
12    INVALID_6  = 3'h6,    // 110
13    INVALID_7  = 3'h7,    // 111
14 } opcode_e;
15
16 // -----
17 // 2) 3-bit signed range is -4 .. +3
18 // -----
19 localparam logic signed [2:0] MAXNEG = -4; // 3'b100
20 localparam logic signed [2:0] ZERO = 0;
21 localparam logic signed [2:0] MAXPOS = 3; // 3'b011
22
23 class alsu_rand_class;
24 // -----
25 // Randomizable DUT inputs
26 // -----
27 bit clk;
28 rand bit rst;
29 rand bit cin;
30 rand bit red_op_A;
31 rand bit red_op_B;
32 rand bit bypass_A;
33 rand bit bypass_B;
34 rand bit direction;
35 rand bit serial_in;
36 rand opcode_e opcode;
37 rand logic signed [2:0] A;
38 rand logic signed [2:0] B;
39 rand opcode_e opcode_array[6];
40
41 bit disable_all = 0;
42 bit disable_8 = 0;
43
44
45 // -----
46 // Constraints from specification
47 // -----
48
49 // (a) Make RESET happen with a low probability
50 constraint c_reset_low_prob {
51     if (!disable_all) {
52         rst dist { 0 := 95, 1 := 5 };
53     }
54 }
55
56 // (b) For ADD or MUL, pick corner values of A,B more often
57 // (MAXNEG, ZERO, MAXPOS) than the other possibilities.
58 // Weighted distribution is used here.
59 constraint c_adder_mult_corner {
60     if (!disable_all) {
61         if (opcode inside {ADD_2, MUL_3}) {
62             A dist { MAXNEG := 3, ZERO := 3, MAXPOS := 3, [-3:-1] := 1, [1:2] := 1 };
63             B dist { MAXNEG := 3, ZERO := 3, MAXPOS := 3, [-3:-1] := 1, [1:2] := 1 };
64         }
65     }
66 }
67
68
69 // (c) If opcode=OR or XOR and red_op_A=1, then A has exactly one bit set
70 // and B is 0 .
71 constraint c_red_opA_onebit {
72     if (!disable_all) {
73         if ((opcode==OR_0 || opcode==XOR_1) && red_op_A==1) {
74             // Force B to be 0 or near 0
75             B == 0;

```

```

76         // A has exactly 1 bit set in its 3 bits:
77         A dist {1:=3, 2:=3, MAXNEG:=3 , MAXPOS := 1 , [-3:0] := 1};
78     }
79 }
80
81
82 // (d) Similarly, if opcode=OR or XOR and red_op_B=1, then B has exactly one bit set
83 // and A is 0.
84 constraint c_red_opB_onebit {
85     if (!disable_all) {
86         if ((opcode==OR_0 || opcode==XOR_1) && red_op_B==1) {
87             A == 0;
88             B dist {1:=3, 2:=3, MAXNEG:=3 , MAXPOS := 1 , [-3:0]:= 1 };
89         }
90     }
91 }
92
93 // (e) Invalid cases (opcode=6 or 7, or red_op_X=1 for non-OR/XOR)
94 // should occur *less* frequently.
95 // Weighted distribution on opcode:
96 constraint c_opcode_distribution {
97     if (!disable_all) {
98         opcode dist {
99             INVALID_6 := 1,
100             INVALID_7 := 1,
101             OR_0      := 5,
102             XOR_1     := 5,
103             ADD_2     := 5,
104             MUL_3     := 5,
105             SHIFT_4   := 5,
106             ROTATE_5  := 5
107         };
108     }
109 }
110
111 // (f) For red_op_A/B, require them to be 0 if opcode in {ADD_2, MUL_3, SHIFT_4, ROTATE_5}
112 // except for a small chance to produce the invalid scenario:
113 constraint c_red_op_non_orxor {
114     if (!disable_all) {
115         if (opcode inside {ADD_2, MUL_3, SHIFT_4, ROTATE_5}) {
116             (red_op_A == 0) dist {0:=95, 1:=5};
117             (red_op_B == 0) dist {0:=95, 1:=5};
118         }
119     }
120 }
121
122 constraint c_red_op_orxor {
123     if (!disable_all) {
124         if (opcode inside {XOR_1, OR_0}) {
125             {red_op_A, red_op_B} dist {2'b00 :/ 5, 2'b01 :/ 10, 2'b10 :/ 10 ,2'b11 :/ 75};
126         }
127     }
128 }
129
130 // (g) bypass_A and bypass_B should be disabled most of the time
131 constraint c_bypass_dist {
132     if (!disable_all) {
133         bypass_A dist {0:=3,1:=1};
134         bypass_B dist {0:=3,1:=1};
135     }
136 }
137
138 // (h) If SHIFT or ROTATE, do not constrain A,B.
139 // (No explicit constraint needed => they can be anything.)
140
141
142 // -----
143 // Constraint 8
144 // -----
145 constraint c_opcode_unique {
146     if (!disable_8) {
147         foreach (opcode_array[i]) {
148             opcode_array[i] == i;
149         }
150     }
151 }
152
153 // -----
154 // Functional Coverage
155 // -----
156 covergroup cg;
157     coverpoint rst;
158     coverpoint cin;
159     red_op_A_cp: coverpoint red_op_A{
160         bins red_op_A_0 = {0};
161         bins red_op_A_1 = {1};
162         bins red_op_A_default = default;
163     }
164     red_op_B_cp: coverpoint red_op_B{
165         bins red_op_B_0 = {0};
166         bins red_op_B_1 = {1};
167         bins red_op_B_default = default;
168     }
169     coverpoint bypass_A;
170     coverpoint bypass_B;
171     coverpoint direction;
172     coverpoint serial_in;
173     A_cp: coverpoint A {
174         bins A_data_0 = {0};
175         bins A_data_max = {MAXPOS};

```

```

176     bins A_data_min = {MAXNEG};
177     bins A_data_default = default;
178     bins A_data_walkingones[] = {3'b001, 3'b010, 3'b100};
179 }
180 B_cp: coverpoint B {
181     bins B_data_0 = {0};
182     bins B_data_max = {MAXPOS};
183     bins B_data_min = {MAXNEG};
184     bins B_data_default = default;
185     bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100};
186 }
187 A_cp_mod: coverpoint A {
188     bins A_data_0 = {0};
189     bins A_data_max = {MAXPOS};
190     bins A_data_min = {MAXNEG};
191 }
192 B_cp_mod: coverpoint B {
193     bins B_data_0 = {0};
194     bins B_data_max = {MAXPOS};
195     bins B_data_min = {MAXNEG};
196 }
197 ALU_cp: coverpoint opcode {
198     bins Bins_shift[] = {SHIFT_4, ROTATE_5};
199     bins Bins_arith[] = {ADD_2, MUL_3};
200     bins Bins_bitwise[] = {OR_0, XOR_1};
201     bins Bins_invalid = {INVALID_6, INVALID_7};
202     bins Bins_trans = (OR_0 => XOR_1 => ADD_2 => MUL_3 => SHIFT_4 => ROTATE_5);
203 }
204
205 cross A_cp , red_op_A_cp{
206     ignore_bins assert_red_op_A = binsof(A_cp.A_data_walkingones) && binsof(red_op_A_cp.red_op_A_1);
207 }
208
209 cross B_cp , red_op_A_cp , red_op_B_cp{
210     ignore_bins assert_red_op_B = binsof(B_cp.B_data_walkingones) && binsof(red_op_A_cp.red_op_A_0) &&
        binsof(red_op_B_cp.red_op_B_1) intersect {1};
211 }
212
213 cross A_cp_mod, B_cp_mod, ALU_cp {
214     bins arith_permutations = binsof(ALU_cp.Bins_arith) && binsof(A_cp_mod) && binsof(B_cp_mod);
215     option.cross_auto_bin_max=0;
216 }
217
218 cross cin, ALU_cp {
219     bins addition_cin = binsof(ALU_cp.Bins_arith) intersect {ADD_2} && binsof(cin);
220     option.cross_auto_bin_max=0;
221 }
222
223 cross direction, ALU_cp {
224     bins shift_rotate_direction = binsof(ALU_cp.Bins_shift) && binsof(direction);
225     option.cross_auto_bin_max=0;
226 }
227
228 cross serial_in, ALU_cp {
229     bins shift_serial_in = binsof(ALU_cp.Bins_shift)intersect {SHIFT_4} && binsof(serial_in);
230     option.cross_auto_bin_max=0;
231 }
232
233 cross A_cp, red_op_A_cp, B_cp, ALU_cp {
234     bins or_xor_red_op_A = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_A_cp.red_op_A_1) && binsof(A_cp.A_data_walkingones) &&
        binsof(B_cp.B_data_0);
235     option.cross_auto_bin_max=0;
236 }
237
238 cross B_cp, red_op_B_cp, A_cp, ALU_cp {
239     bins or_xor_red_op_B = binsof(ALU_cp.Bins_bitwise) && binsof(red_op_B_cp.red_op_B_1) && binsof(B_cp.B_data_walkingones) &&
        binsof(A_cp.A_data_0);
240     option.cross_auto_bin_max=0;
241 }
242
243 cross ALU_cp, red_op_A_cp, red_op_B_cp {
244     ignore_bins invalid_reduction = binsof(ALU_cp.Bins_bitwise) && (binsof(red_op_A_cp.red_op_A_1) ||
        binsof(red_op_B_cp.red_op_B_1));
245 }
246
247
248 endgroup
249
250 // constructor
251 function new();
252     cg = new();
253 endfunction
254
255 function void stop();
256     cg.stop();
257 endfunction
258
259 function void start();
260     cg.start();
261 endfunction
262
263 function void sample();
264     cg.sample();
265 endfunction
266
267 // disabled all constrains expect 8
268 function void disabled_all_constrains_expect_8();
269     disable_all = 1;
270     disable_8 = 0 ;
271 endfunction

```

```

272
273 // disable constrain 8
274 function void disable_constrain_8();
275     disable_all = 0;
276     disable_8 = 1 ;
277 endfunction
278
279 // enable all constrains
280 function void enable_all_constrains();
281     disable_all = 0;
282     disable_8 = 0 ;
283 endfunction
284
285
286 endclass
287
288
289 endpackage

```

1.3 3. Design code

```

1 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2 parameter INPUT_PRIORITY = "A";
3 parameter FULL_ADDER = "ON";
4 input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5 input [2:0] opcode;
6 input signed [2:0] A, B;
7 output reg [15:0] leds;
8 output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed cin_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
61 //ALSU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else if (invalid)
74             out <= 0;
75         else begin
76             case (opcode)
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;

```



```

80     else if (red_op_A_reg)
81         out <= |A_reg;
82     else if (red_op_B_reg)
83         out <= |B_reg;
84     else
85         out <= A_reg | B_reg;
86     end
87 3'h1: begin
88     if (red_op_A_reg && red_op_B_reg)
89         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90     else if (red_op_A_reg)
91         out <= ^A_reg;
92     else if (red_op_B_reg)
93         out <= ^B_reg;
94     else
95         out <= A_reg ^ B_reg;
96     end
97 3'h2: out <= A_reg + B_reg;
98 3'h3: out <= A_reg * B_reg;
99 3'h4: begin
100     if (direction_reg)
101         out <= {out[4:0], serial_in_reg};
102     else
103         out <= {serial_in_reg, out[5:1]};
104     end
105 3'h5: begin
106     if (direction_reg)
107         out <= {out[4:0], out[5]};
108     else
109         out <= {out[0], out[5:1]};
110     end
111 endcase
112 end
113 end
114 end
115
116 endmodule

```

1.4 4. Bug Fixes

no bugs except cin_reg is one bit not two bits

1.5 5. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU_1	When the reset is asserted, the outputs should be low.	<ul style="list-style-type: none"> Directed reset is applied at simulation start via the <code>do_reset()</code> task. Afterwards, the reset signal is randomized with the constraint <code>c.reset_low_prob</code> (5% chance of <code>rst=1</code>). 	<ul style="list-style-type: none"> A covergroup in <code>alsu_rand_class</code> monitors transitions on <code>rst</code>. Coverage bins ensure that enough reset assertions are observed during randomization. 	<ul style="list-style-type: none"> The golden model is invoked during reset to verify that both <code>out</code> and <code>leds</code> are 0. Any deviation (non-zero outputs when <code>rst</code> is high) flags an error.
ALSU_2	In the absence of invalid conditions, when the opcode is ADD, the output should perform addition on ports A and B, incorporating <code>cin</code> if <code>FULL_ADDER</code> is enabled.	<ul style="list-style-type: none"> The random stimulus is generated with the weighted constraint <code>c.opcode_distribution</code> to ensure frequent selection of ADD (3'h2). Inputs A and B are randomized using <code>c.adder_mult_corner</code> to emphasize corner cases (values <code>MAXNEG</code>, <code>ZERO</code>, <code>MAXPOS</code>). Reduction control signals (<code>red_op_A</code> and <code>red_op_B</code>) are mostly deasserted to avoid invalid conditions. 	<ul style="list-style-type: none"> The covergroup within <code>alsu_rand_class</code> collects data on opcode, A, B, and <code>cin</code> along with other control signals. Specific bins track the occurrence of corner-case operand values and the frequency of the ADD opcode. 	<ul style="list-style-type: none"> After each randomized transaction, the <code>golden_model()</code> task computes the expected output (i.e. A+B plus <code>cin</code> when relevant). The testbench compares the DUT output against the golden model; any mismatch in the computed sum flags an error.

Table 1: Verification Plan

1.6 6. Do File

```

vlib work
vlog ALSU.sv ALSU_tb.sv ALSU_pkg.sv +cover -covercells
vsim -voptargs=+acc work.ALSU_tb -cover
add wave *
coverage save ALSU_tb.ucdb -onexit
run -all

# to run do file
#— do run.txt
#to execute coverage report
#—vcover report ALSU_tb.ucdb -details -annotate -all -output code_coverage_rpt.txt -du=ALSU
#—vcover report -details -cvg -output functional_coverage_report.txt ALSU_tb.ucdb

```

1.7 7. functional Coverage Report

Coverage Report by instance with details

===== Instance: /ALSU_pkg				
===== Design Unit: work.ALSU_pkg				
=====				

Covergroup Coverage:				
Covergroups	1	na	na	99.12%
Coverpoints/Crosses	22	na	na	na
Covergroup Bins	98	93	5	94.89%

Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_pkg/alsu_rand_class/cg	99.12%	100	—	Uncovered
covered/total bins:	93	98	—	
missing/total bins:	5	98	—	
% Hit:	94.89%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint red_op_A_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint red_op_B_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint A_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
Coverpoint B_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
Coverpoint A_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint B_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint ALU_cp	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
Cross #cross--0#	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
Cross #cross--1#	100.00%	100	—	Covered
covered/total bins:	18	18	—	
missing/total bins:	0	18	—	
% Hit:	100.00%	100	—	
Cross #cross--2#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--3#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--4#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--5#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	

% Hit:	100.00%	100	—	
Cross #cross--6#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--7#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--8#	80.76%	100	—	Uncovered
covered/total bins:	21	26	—	
missing/total bins:	5	26	—	
% Hit:	80.76%	100	—	
Covergroup instance \\\ALSU-pkg::alsu_rand_class::cg				
	99.12%	100	—	Uncovered
covered/total bins:	93	98	—	
missing/total bins:	5	98	—	
% Hit:	94.89%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	268	1	—	Covered
bin auto[1]	18	1	—	Covered
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	142	1	—	Covered
bin auto[1]	144	1	—	Covered
Coverpoint red_op_A_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin red_op_A_0	55	1	—	Covered
bin red_op_A_1	231	1	—	Covered
default bin red_op_A_default	0		—	ZERO
Coverpoint red_op_B_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin red_op_B_0	47	1	—	Covered
bin red_op_B_1	239	1	—	Covered
default bin red_op_B_default	0		—	ZERO
Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	284	1	—	Covered
bin auto[1]	2	1	—	Covered
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	281	1	—	Covered
bin auto[1]	5	1	—	Covered
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	146	1	—	Covered
bin auto[1]	140	1	—	Covered
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	149	1	—	Covered
bin auto[1]	137	1	—	Covered
Coverpoint A_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
bin A_data_0	74	1	—	Covered
bin A_data_max	37	1	—	Covered
bin A_data_min	37	1	—	Covered
bin A_data_walkingones[1]	31	1	—	Covered
bin A_data_walkingones[2]	32	1	—	Covered
default bin A_data_default	75		—	Occurred
Coverpoint B_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
bin B_data_0	53	1	—	Covered
bin B_data_max	41	1	—	Covered
bin B_data_min	44	1	—	Covered
bin B_data_walkingones[1]	38	1	—	Covered
bin B_data_walkingones[2]	33	1	—	Covered
default bin B_data_default	77		—	Occurred
Coverpoint A_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	

bin A_data_0	74	1	—	Covered
bin A_data_max	37	1	—	Covered
bin A_data_min	37	1	—	Covered
Coverpoint B_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin B_data_0	53	1	—	Covered
bin B_data_max	41	1	—	Covered
bin B_data_min	44	1	—	Covered
Coverpoint ALU_cp	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin Bins_shift[SHIFT_4]	47	1	—	Covered
bin Bins_shift[ROTATE_5]	61	1	—	Covered
bin Bins_arith[ADD_2]	49	1	—	Covered
bin Bins_arith[MUL_3]	53	1	—	Covered
bin Bins_bitwise[OR_0]	29	1	—	Covered
bin Bins_bitwise[XOR_1]	33	1	—	Covered
bin Bins_invalid	14	1	—	Covered
bin Bins_trans	1	1	—	Covered
Cross #cross__0#	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin <A_data_walkingones[2], red_op_A_0>	4	1	—	Covered
bin <A_data_walkingones[1], red_op_A_0>	3	1	—	Covered
bin <A_data_min, red_op_A_1>	31	1	—	Covered
bin <A_data_min, red_op_A_0>	6	1	—	Covered
bin <A_data_max, red_op_A_1>	34	1	—	Covered
bin <A_data_0, red_op_A_1>	45	1	—	Covered
bin <A_data_max, red_op_A_0>	3	1	—	Covered
bin <A_data_0, red_op_A_0>	29	1	—	Covered
Illegal and Ignore Bins:				
ignore_bin assert_red_op_A	56		—	Occurred
Cross #cross__1#	100.00%	100	—	Covered
covered/total bins:	18	18	—	
missing/total bins:	0	18	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin <B_data_walkingones[2], red_op_A_1, red_op_B_1>	22	1	—	Covered
bin <B_data_walkingones[2], red_op_A_1, red_op_B_0>	2	1	—	Covered
bin <B_data_walkingones[1], red_op_A_1, red_op_B_1>	25	1	—	Covered
bin <B_data_walkingones[1], red_op_A_1, red_op_B_0>	2	1	—	Covered
bin <B_data_min, red_op_A_1, red_op_B_1>	31	1	—	Covered
bin <B_data_min, red_op_A_1, red_op_B_0>	2	1	—	Covered
bin <B_data_max, red_op_A_1, red_op_B_1>	37	1	—	Covered
bin <B_data_0, red_op_A_1, red_op_B_1>	35	1	—	Covered
bin <B_data_max, red_op_A_1, red_op_B_0>	1	1	—	Covered
bin <B_data_0, red_op_A_1, red_op_B_0>	14	1	—	Covered
bin <B_data_walkingones[2], red_op_A_0, red_op_B_0>	2	1	—	Covered
bin <B_data_walkingones[1], red_op_A_0, red_op_B_0>	3	1	—	Covered
bin <B_data_min, red_op_A_0, red_op_B_1>	8	1	—	Covered
bin <B_data_min, red_op_A_0, red_op_B_0>	3	1	—	Covered
bin <B_data_max, red_op_A_0, red_op_B_1>	2	1	—	Covered
bin <B_data_0, red_op_A_0, red_op_B_1>	2	1	—	Covered
bin <B_data_max, red_op_A_0, red_op_B_0>	1	1	—	Covered
bin <B_data_0, red_op_A_0, red_op_B_0>	2	1	—	Covered
Illegal and Ignore Bins:				
ignore_bin assert_red_op_B	15		—	Occurred
Cross #cross__2#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin arith_permutations	29	1	—	Covered
Cross #cross__3#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin addition_cin	49	1	—	Covered
Cross #cross__4#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin shift_rotate_direction	108	1	—	Covered
Cross #cross__5#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin shift_serial_in	47	1	—	Covered

Cross #cross--6#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin or_xor_red_op_A	5	1	—	Covered
Cross #cross--7#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin or_xor_red_op_B	11	1	—	Covered
Cross #cross--8#	80.76%	100	—	Uncovered
covered/total bins:	21	26	—	
missing/total bins:	5	26	—	
% Hit:	80.76%	100	—	
Auto, Default and User Defined Bins:				
bin <Bins_trans ,red_op_A_1 ,red_op_B_0>	1	1	—	Covered
bin <Bins_invalid ,red_op_A_1 ,red_op_B_1>	3	1	—	Covered
bin <Bins_invalid ,red_op_A_1 ,red_op_B_0>	4	1	—	Covered
bin <Bins_invalid ,red_op_A_0 ,red_op_B_1>	4	1	—	Covered
bin <Bins_invalid ,red_op_A_0 ,red_op_B_0>	3	1	—	Covered
bin <Bins_bitwise [XOR_1] ,red_op_A_0 ,red_op_B_0>	7	1	—	Covered
bin <Bins_bitwise [OR_0] ,red_op_A_0 ,red_op_B_0>	8	1	—	Covered
bin <Bins_arith [MUL_3] ,red_op_A_1 ,red_op_B_1>	47	1	—	Covered
bin <Bins_shift [ROTATE_5] ,red_op_A_1 ,red_op_B_1>	56	1	—	Covered
bin <Bins_arith [MUL_3] ,red_op_A_1 ,red_op_B_0>	4	1	—	Covered
bin <Bins_shift [ROTATE_5] ,red_op_A_1 ,red_op_B_0>	4	1	—	Covered
bin <Bins_arith [ADD_2] ,red_op_A_1 ,red_op_B_1>	44	1	—	Covered
bin <Bins_shift [SHIFT_4] ,red_op_A_1 ,red_op_B_1>	43	1	—	Covered
bin <Bins_arith [ADD_2] ,red_op_A_1 ,red_op_B_0>	1	1	—	Covered
bin <Bins_shift [SHIFT_4] ,red_op_A_1 ,red_op_B_0>	2	1	—	Covered
bin <Bins_arith [MUL_3] ,red_op_A_0 ,red_op_B_1>	1	1	—	Covered
bin <Bins_shift [ROTATE_5] ,red_op_A_0 ,red_op_B_1>	1	1	—	Covered
bin <Bins_arith [MUL_3] ,red_op_A_0 ,red_op_B_0>	1	1	—	Covered
bin <Bins_arith [ADD_2] ,red_op_A_0 ,red_op_B_1>	4	1	—	Covered
bin <Bins_shift [SHIFT_4] ,red_op_A_0 ,red_op_B_1>	1	1	—	Covered
bin <Bins_shift [SHIFT_4] ,red_op_A_0 ,red_op_B_0>	1	1	—	Covered
bin <Bins_trans ,red_op_A_0 ,*>	0	1	2	ZERO
bin <Bins_trans ,* ,red_op_B_1>	0	1	2	ZERO
bin <Bins_shift [ROTATE_5] ,red_op_A_0 ,red_op_B_0>	0	1	1	ZERO
bin <Bins_arith [ADD_2] ,red_op_A_0 ,red_op_B_0>	0	1	1	ZERO
Illegal and Ignore Bins:				
ignore_bin invalid_reduction	47		—	Occurred

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_pkg/alsu_rand_class/cg	99.12%	100	—	Uncovered
covered/total bins:	93	98	—	
missing/total bins:	5	98	—	
% Hit:	94.89%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint red_op_A_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint red_op_B_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	

Coverpoint bypass_A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint bypass_B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
Coverpoint A_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
Coverpoint B_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
Coverpoint A_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint B_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
Coverpoint ALU_cp	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
Cross #cross--0#	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
Cross #cross--1#	100.00%	100	—	Covered
covered/total bins:	18	18	—	
missing/total bins:	0	18	—	
% Hit:	100.00%	100	—	
Cross #cross--2#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--3#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--4#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--5#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--6#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--7#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Cross #cross--8#	80.76%	100	—	Uncovered
covered/total bins:	21	26	—	
missing/total bins:	5	26	—	
% Hit:	80.76%	100	—	
Covergroup instance \\\ALSU_pkg::alsu_rand_class::cg	99.12%	100	—	Uncovered
covered/total bins:	93	98	—	
missing/total bins:	5	98	—	
% Hit:	94.89%	100	—	
Coverpoint rst	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	268	1	—	Covered
bin auto[1]	18	1	—	Covered
Coverpoint cin	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	142	1	—	Covered
bin auto[1]	144	1	—	Covered
Coverpoint red_op_A_cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	

% Hit:	100.00%	100	—	
bin red_op-A-0	55	1	—	Covered
bin red_op-A-1	231	1	—	Covered
default bin red_op-A-default	0		—	ZERO
Coverpoint red_op-B-cp	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin red_op-B-0	47	1	—	Covered
bin red_op-B-1	239	1	—	Covered
default bin red_op-B-default	0		—	ZERO
Coverpoint bypass-A	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	284	1	—	Covered
bin auto[1]	2	1	—	Covered
Coverpoint bypass-B	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	281	1	—	Covered
bin auto[1]	5	1	—	Covered
Coverpoint direction	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	146	1	—	Covered
bin auto[1]	140	1	—	Covered
Coverpoint serial_in	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	149	1	—	Covered
bin auto[1]	137	1	—	Covered
Coverpoint A_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
bin A_data-0	74	1	—	Covered
bin A_data-max	37	1	—	Covered
bin A_data-min	37	1	—	Covered
bin A_data-walkingones[1]	31	1	—	Covered
bin A_data-walkingones[2]	32	1	—	Covered
default bin A_data-default	75		—	Occurred
Coverpoint B_cp	100.00%	100	—	Covered
covered/total bins:	5	5	—	
missing/total bins:	0	5	—	
% Hit:	100.00%	100	—	
bin B_data-0	53	1	—	Covered
bin B_data-max	41	1	—	Covered
bin B_data-min	44	1	—	Covered
bin B_data-walkingones[1]	38	1	—	Covered
bin B_data-walkingones[2]	33	1	—	Covered
default bin B_data-default	77		—	Occurred
Coverpoint A_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin A_data-0	74	1	—	Covered
bin A_data-max	37	1	—	Covered
bin A_data-min	37	1	—	Covered
Coverpoint B_cp_mod	100.00%	100	—	Covered
covered/total bins:	3	3	—	
missing/total bins:	0	3	—	
% Hit:	100.00%	100	—	
bin B_data-0	53	1	—	Covered
bin B_data-max	41	1	—	Covered
bin B_data-min	44	1	—	Covered
Coverpoint ALU_cp	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
bin Bins_shift[SHIFT_4]	47	1	—	Covered
bin Bins_shift[ROTATE_5]	61	1	—	Covered
bin Bins_arith[ADD_2]	49	1	—	Covered
bin Bins_arith[MUL_3]	53	1	—	Covered
bin Bins_bitwise[OR_0]	29	1	—	Covered
bin Bins_bitwise[XOR_1]	33	1	—	Covered
bin Bins_invalid	14	1	—	Covered
bin Bins_trans	1	1	—	Covered
Cross #cross--0#	100.00%	100	—	Covered
covered/total bins:	8	8	—	
missing/total bins:	0	8	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin <A_data-walkingones[2], red_op-A-0>	4	1	—	Covered
bin <A_data-walkingones[1], red_op-A-0>	3	1	—	Covered
bin <A_data-min, red_op-A-1>	31	1	—	Covered
bin <A_data-min, red_op-A-0>	6	1	—	Covered
bin <A_data-max, red_op-A-1>	34	1	—	Covered
bin <A_data-0, red_op-A-1>	45	1	—	Covered

bin <A.data_max,red_op_A_0>	3	1	—	Covered
bin <A.data_0,red_op_A_0>	29	1	—	Covered
Illegal and Ignore Bins:				
ignore_bin assert_red_op_A	56		—	Occurred
Cross #cross--1#	100.00%	100	—	Covered
covered/total bins:	18	18	—	
missing/total bins:	0	18	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin <B.data_walkingones [2],red_op_A_1,red_op_B_1>	22	1	—	Covered
bin <B.data_walkingones [2],red_op_A_1,red_op_B_0>	2	1	—	Covered
bin <B.data_walkingones [1],red_op_A_1,red_op_B_1>	25	1	—	Covered
bin <B.data_walkingones [1],red_op_A_1,red_op_B_0>	2	1	—	Covered
bin <B.data_min,red_op_A_1,red_op_B_1>	31	1	—	Covered
bin <B.data_min,red_op_A_1,red_op_B_0>	2	1	—	Covered
bin <B.data_max,red_op_A_1,red_op_B_1>	37	1	—	Covered
bin <B.data_0,red_op_A_1,red_op_B_1>	35	1	—	Covered
bin <B.data_max,red_op_A_1,red_op_B_0>	1	1	—	Covered
bin <B.data_0,red_op_A_1,red_op_B_0>	14	1	—	Covered
bin <B.data_walkingones [2],red_op_A_0,red_op_B_0>	2	1	—	Covered
bin <B.data_walkingones [1],red_op_A_0,red_op_B_0>	3	1	—	Covered
bin <B.data_min,red_op_A_0,red_op_B_1>	8	1	—	Covered
bin <B.data_min,red_op_A_0,red_op_B_0>	3	1	—	Covered
bin <B.data_max,red_op_A_0,red_op_B_1>	2	1	—	Covered
bin <B.data_0,red_op_A_0,red_op_B_1>	2	1	—	Covered
bin <B.data_max,red_op_A_0,red_op_B_0>	1	1	—	Covered
bin <B.data_0,red_op_A_0,red_op_B_0>	2	1	—	Covered
Illegal and Ignore Bins:				
ignore_bin assert_red_op_B	15		—	Occurred
Cross #cross--2#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin arith_permutations	29	1	—	Covered
Cross #cross--3#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin addition_cin	49	1	—	Covered
Cross #cross--4#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin shift_rotate_direction	108	1	—	Covered
Cross #cross--5#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin shift_serial_in	47	1	—	Covered
Cross #cross--6#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin or_xor_red_op_A	5	1	—	Covered
Cross #cross--7#	100.00%	100	—	Covered
covered/total bins:	1	1	—	
missing/total bins:	0	1	—	
% Hit:	100.00%	100	—	
Auto, Default and User Defined Bins:				
bin or_xor_red_op_B	11	1	—	Covered
Cross #cross--8#	80.76%	100	—	Uncovered
covered/total bins:	21	26	—	
missing/total bins:	5	26	—	
% Hit:	80.76%	100	—	
Auto, Default and User Defined Bins:				
bin <Bins_trans,red_op_A_1,red_op_B_0>	1	1	—	Covered
bin <Bins_invalid,red_op_A_1,red_op_B_1>	3	1	—	Covered
bin <Bins_invalid,red_op_A_1,red_op_B_0>	4	1	—	Covered
bin <Bins_invalid,red_op_A_0,red_op_B_1>	4	1	—	Covered
bin <Bins_invalid,red_op_A_0,red_op_B_0>	3	1	—	Covered
bin <Bins_bitwise[XOR_1],red_op_A_0,red_op_B_0>	7	1	—	Covered
bin <Bins_bitwise[OR_0],red_op_A_0,red_op_B_0>	8	1	—	Covered
bin <Bins_arith[MUL_3],red_op_A_1,red_op_B_1>	47	1	—	Covered
bin <Bins_shift[ROTATE_5],red_op_A_1,red_op_B_1>				

	56	1	—	Covered
bin <Bins_arith [MUL3] , red_op_A_1 , red_op_B_0>	4	1	—	Covered
bin <Bins_shift [ROTATE5] , red_op_A_1 , red_op_B_0>	4	1	—	Covered
bin <Bins_arith [ADD2] , red_op_A_1 , red_op_B_1>	44	1	—	Covered
bin <Bins_shift [SHIFT_4] , red_op_A_1 , red_op_B_1>	43	1	—	Covered
bin <Bins_arith [ADD2] , red_op_A_1 , red_op_B_0>	1	1	—	Covered
bin <Bins_shift [SHIFT_4] , red_op_A_1 , red_op_B_0>	2	1	—	Covered
bin <Bins_arith [MUL3] , red_op_A_0 , red_op_B_1>	1	1	—	Covered
bin <Bins_shift [ROTATE5] , red_op_A_0 , red_op_B_1>	1	1	—	Covered
bin <Bins_arith [MUL3] , red_op_A_0 , red_op_B_0>	1	1	—	Covered
bin <Bins_arith [ADD2] , red_op_A_0 , red_op_B_1>	4	1	—	Covered
bin <Bins_shift [SHIFT_4] , red_op_A_0 , red_op_B_1>	1	1	—	Covered
bin <Bins_shift [SHIFT_4] , red_op_A_0 , red_op_B_0>	1	1	—	Covered
bin <Bins_trans , red_op_A_0 ,*>	0	1	2	ZERO
bin <Bins_trans ,* , red_op_B_1>	0	1	2	ZERO
bin <Bins_shift [ROTATE5] , red_op_A_0 , red_op_B_0>	0	1	1	ZERO
bin <Bins_arith [ADD2] , red_op_A_0 , red_op_B_0>	0	1	1	ZERO
Illegal and Ignore Bins:				
ignore_bin invalid_reduction	47		—	Occurred

TOTAL COVERGROUP COVERAGE: 99.12% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 99.12%

1.8 8. code Coverage Report

Coverage Report by DU with details

===== Design Unit: work.ALSU =====				
Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	32	32	0	100.00%
=====Branch Details=====				
Branch Coverage for Design Unit work.ALSU				
Line	Item	Count	Source	
File ALSU.sv				
IF Branch				
24		1016	Count coming in to IF	
24	1	4	if(rst) begin	
35	1	1012	end else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
51		1019	Count coming in to IF	
51	1	6	if(rst) begin	
53	1	1013	end else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
54		1013	Count coming in to IF	
54	1	784	if (invalid)	
56	1	229	else	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
63		984	Count coming in to IF	
63	1	4	if(rst) begin	
66	1	980	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
IF Branch				
67		980	Count coming in to IF	
67	1	51	if (bypass_A.reg && bypass_B.reg)	
69	1	200	else if (bypass_A.reg)	
71	1	182	else if (bypass_B.reg)	
73	1	418	else if (invalid)	
75	1	129	else begin	
Branch totals: 5 hits of 5 branches = 100.00%				
CASE Branch				

76		129	Count coming in to CASE
77	1	35	3'h0: begin
87	1	38	3'h1: begin
97	1	10	3'h2: out <= A_reg + B_reg;
98	1	18	3'h3: out <= A_reg * B_reg;
99	1	15	3'h4: begin
105	1	11	3'h5: begin
		2	All False Count

Branch totals: 7 hits of 7 branches = 100.00%

IF Branch			
78		35	Count coming in to IF
78	1	5	if (red_op_A_reg && red_op_B_reg)
80	1	7	else if (red_op_A_reg)
82	1	13	else if (red_op_B_reg)
84	1	10	else

Branch totals: 4 hits of 4 branches = 100.00%

IF Branch			
88		38	Count coming in to IF
88	1	6	if (red_op_A_reg && red_op_B_reg)
90	1	8	else if (red_op_A_reg)
92	1	14	else if (red_op_B_reg)
94	1	10	else

Branch totals: 4 hits of 4 branches = 100.00%

IF Branch			
100		15	Count coming in to IF
100	1	11	if (direction_reg)
102	1	4	else

Branch totals: 2 hits of 2 branches = 100.00%

IF Branch			
106		11	Count coming in to IF
106	1	6	if (direction_reg)
108	1	5	else

Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	6	6	0	100.00%

Condition Details

Condition Coverage for Design Unit work.ALSU —

File ALSU.sv

Focused Condition View

Line 67 Item 1 (bypass_A_reg && bypass_B_reg)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
bypass_A_reg	Y		
bypass_B_reg	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	bypass_A_reg_0	—
Row 2:	1	bypass_A_reg_1	bypass_B_reg
Row 3:	1	bypass_B_reg_0	bypass_A_reg
Row 4:	1	bypass_B_reg_1	bypass_A_reg

Focused Condition View

Line 78 Item 1 (red_op_A_reg && red_op_B_reg)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
red_op_A_reg	Y		
red_op_B_reg	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	red_op_A_reg_0	—
Row 2:	1	red_op_A_reg_1	red_op_B_reg
Row 3:	1	red_op_B_reg_0	red_op_A_reg
Row 4:	1	red_op_B_reg_1	red_op_A_reg

Focused Condition View

Line 88 Item 1 (red_op_A_reg && red_op_B_reg)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
red_op_A_reg	Y		
red_op_B_reg	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-------	------	------------	--------------------------

Row	1:	1	red_op_A_reg_0	—
Row	2:	1	red_op_A_reg_1	red_op_B_reg
Row	3:	1	red_op_B_reg_0	red_op_A_reg
Row	4:	1	red_op_B_reg_1	red_op_A_reg

Expression Coverage:				
Enabled Coverage		Bins	Covered	Misses
Expressions		8	8	0
				Coverage
				100.00%

Expression Details

Expression Coverage for Design Unit work.ALSU —

File ALSU.sv				
Focused Expression View				
Line	18	Item	1	((red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.00%				

Input Term	Covered	Reason for no coverage	Hint
red_op_A_reg	Y		
red_op_B_reg	Y		
opcode_reg[1]	Y		
opcode_reg[2]	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	red_op_A_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 2:	1	red_op_A_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 3:	1	red_op_B_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 4:	1	red_op_B_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 5:	1	opcode_reg[1]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 6:	1	opcode_reg[1]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 7:	1	opcode_reg[2]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])
Row 8:	1	opcode_reg[2]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])

Focused Expression View				
Line	19	Item	1	(opcode_reg[1] & opcode_reg[2])
Expression totals: 2 of 2 input terms covered = 100.00%				

Input Term	Covered	Reason for no coverage	Hint
opcode_reg[1]	Y		
opcode_reg[2]	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	opcode_reg[1]_0	opcode_reg[2]
Row 2:	1	opcode_reg[1]_1	opcode_reg[2]
Row 3:	1	opcode_reg[2]_0	opcode_reg[1]
Row 4:	1	opcode_reg[2]_1	opcode_reg[1]

Focused Expression View				
Line	20	Item	1	(invalid_red_op invalid_opcode)
Expression totals: 2 of 2 input terms covered = 100.00%				

Input Term	Covered	Reason for no coverage	Hint
invalid_red_op	Y		
invalid_opcode	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	invalid_red_op_0	~invalid_opcode
Row 2:	1	invalid_red_op_1	~invalid_opcode
Row 3:	1	invalid_opcode_0	~invalid_red_op
Row 4:	1	invalid_opcode_1	~invalid_red_op

Statement Coverage:				
Enabled Coverage		Bins	Hits	Misses
Statements		48	48	0
				Coverage
				100.00%

Statement Details

Statement Coverage for Design Unit work.ALSU —

Line	Item	Count	Source
File ALSU.sv			
1			module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, c
2			parameter INPUT_PRIORITY = "A";
3			parameter FULL_ADDER = "ON";
4			input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5			input [2:0] opcode;
6			input signed [2:0] A, B;
7			output reg [15:0] leds;
8			output reg signed [5:0] out;
9			

```

10      reg red_op_A_reg , red_op_B_reg , bypass_A_reg , bypass_B_reg , direction_reg , serial_in_reg;
11      reg signed cin_reg;
12      reg [2:0] opcode_reg;
13      reg signed [2:0] A_reg , B_reg;
14
15      wire invalid_red_op , invalid_opcode , invalid;
16
17      //Invalid handling
18      1      463      assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19      1      444      assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20      1      228      assign invalid = invalid_red_op | invalid_opcode;
21
22      //Registering input signals
23      1      1016     always @(posedge clk or posedge rst) begin
24      if(rst) begin
25      1      4      cin_reg <= 0;
26      1      4      red_op_B_reg <= 0;
27      1      4      red_op_A_reg <= 0;
28      1      4      bypass_B_reg <= 0;
29      1      4      bypass_A_reg <= 0;
30      1      4      direction_reg <= 0;
31      1      4      serial_in_reg <= 0;
32      1      4      opcode_reg <= 0;
33      1      4      A_reg <= 0;
34      1      4      B_reg <= 0;
35      end else begin
36      1      1012     cin_reg <= cin;
37      1      1012     red_op_B_reg <= red_op_B;
38      1      1012     red_op_A_reg <= red_op_A;
39      1      1012     bypass_B_reg <= bypass_B;
40      1      1012     bypass_A_reg <= bypass_A;
41      1      1012     direction_reg <= direction;
42      1      1012     serial_in_reg <= serial_in;
43      1      1012     opcode_reg <= opcode;
44      1      1012     A_reg <= A;
45      1      1012     B_reg <= B;
46      end
47      end
48
49      //leds output blinking
50      1      1019     always @(posedge clk or posedge rst) begin
51      if(rst) begin
52      1      6      leds <= 0;
53      end else begin
54      if (invalid)
55      1      784      leds <= ~leds;
56      else
57      1      229      leds <= 0;
58      end
59      end
60
61      //ALSU output processing
62      1      984      always @(posedge clk or posedge rst) begin
63      if(rst) begin
64      1      4      out <= 0;
65      end
66      else begin
67      if (bypass_A_reg && bypass_B_reg)
68      1      51      out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69      else if (bypass_A_reg)
70      1      200      out <= A_reg;
71      else if (bypass_B_reg)
72      1      182      out <= B_reg;
73      else if (invalid)
74      1      418      out <= 0;
75      else begin
76      case (opcode)
77      3'h0: begin
78      if (red_op_A_reg && red_op_B_reg)
79      1      5      out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80      else if (red_op_A_reg)
81      1      7      out <= |A_reg;
82      else if (red_op_B_reg)
83      1      13      out <= |B_reg;
84      else
85      1      10      out <= A_reg | B_reg;
86      end
87      3'h1: begin
88      if (red_op_A_reg && red_op_B_reg)
89      1      6      out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90      else if (red_op_A_reg)
91      1      8      out <= ^A_reg;
92      else if (red_op_B_reg)
93      1      14      out <= ^B_reg;
94      else
95      1      10      out <= A_reg ^ B_reg;
96      end
97      3'h2: out <= A_reg + B_reg;
98      1      18      3'h3: out <= A_reg * B_reg;
99      3'h4: begin
100     if (direction_reg)
101     1      11      out <= {out[4:0] , serial_in_reg};

```

102

10314

104

105

106

10716

108

10915

else

out <= {serial_in_reg , out[5:1]};

end

3'h5: begin

if (direction_reg)

out <= {out[4:0] , out[5]};

else

out <= {out[0] , out[5:1]};

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	118	118	0	100.00%

Toggle Details

Toggle Coverage for Design Unit work.ALSU

Node	1H→0L	0L→1H	" Coverage"
A[0−2]	1	1	100.00
A_reg[0−2]	1	1	100.00
B[0−2]	1	1	100.00
B_reg[0−2]	1	1	100.00
bypass_A	1	1	100.00
bypass_A_reg	1	1	100.00
bypass_B	1	1	100.00
bypass_B_reg	1	1	100.00
cin	1	1	100.00
cin_reg	1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
direction_reg	1	1	100.00
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
leds[0−15]	1	1	100.00
opcode[0−2]	1	1	100.00
opcode_reg[0−2]	1	1	100.00
out[0−5]	1	1	100.00
red_op_A	1	1	100.00
red_op_A_reg	1	1	100.00
red_op_B	1	1	100.00
red_op_B_reg	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
serial_in_reg	1	1	100.00

Total Node Count = 59

Toggled Node Count = 59

Untoggled Node Count = 0

Toggle Coverage = 100.00% (118 of 118 bins)

Total Coverage By Design Unit (filtered view): 100.00%

1.9 9.Waveform




Figure 1: simulation waveform

```

# Top level modules:
#       ALSU_tb
# End time: 17:54:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.ALSU_tb -coverage
# Start time: 17:54:11 on Apr 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.ALSU_pkg(fast)
# Loading work.ALSU_tb_sv_unit(fast)
# Loading work.ALSU_tb(fast)
# Loading work.ALSU(fast)
# ** Warning: (vsim-8474) A higher value '4' is found in bin 'A_data_walkingones' of Coverpoint 'A_cp'. It is invalid and will be ignored.
#   Time: 0 ps   Iteration: 0   Process: /ALSU_tb/#INITIAL#173 File: ALSU_pkg.sv Line: 178
# ** Warning: (vsim-8474) A higher value '4' is found in bin 'B_data_walkingones' of Coverpoint 'B_cp'. It is invalid and will be ignored.
#   Time: 0 ps   Iteration: 0   Process: /ALSU_tb/#INITIAL#173 File: ALSU_pkg.sv Line: 185
# Phase 1: Full constrained randomization with constraints 1-7
# ALSU Phase 1 test completed
# Transitioning to Phase 2: Opcode verification
# Testbench completed.
# ** Note: $finish      : ALSU_tb.sv(315)
#   Time: 10175 ns   Iteration: 0   Instance: /ALSU_tb
# 1
# Break in Module ALSU_tb at ALSU_tb.sv line 315

VSIM2>

```

Figure 2: Transcript : all test cases passed

2 Q2: SVA

2.1 1. Code

```

1 //Q1
2 property p_1;
3   @(posedge clk) a |-> ##2 b;
4 endproperty
5
6 assert property (p_1);
7
8 //Q2
9 property p_2;
10  @(posedge clk) (a & b) |-> ##[1:3] c;
11 endproperty
12
13 assert property (p_2);
14
15 //Q3
16 sequence s11b;
17   @(posedge clk) b ##2 (!b);
18 endsequence
19
20 //Q4-a
21 property p_3;
22   @(posedge clk) $onehot(Y);
23 endproperty
24
25 assert property (p_3);
26
27 //Q4-b
28 property p_4;
29   @(posedge clk) (D == 0) |-> ##1 (!valid);
30 endproperty
31
32 assert property (p_4);

```

3 Q3: Counter

3.1 1. Testbench code

```

1 import counter_pkg::*;
2
3 module counter_tb(counter_intf.TEST count_if_tb);
4
5   //=====
6   // Create an instance of the random config class
7   //=====
8   counter_cfg cfg;
9
10  //=====
11  // Direct assertion: asynchronous reset assertion
12  //=====
13  always_comb begin
14    if(!count_if_tb.rst_n) begin
15      a_reset: assert final(count_if_tb.count_out == 0);
16    end
17  end
18
19  //=====
20  // SVA replaced golden model
21  //=====
22  // When the load control signal is active, then the dout has the value of the din
23  property p_load;
24    @(posedge count_if_tb.clk) disable iff (!count_if_tb.rst_n) (!count_if_tb.load_n) |=> (count_if_tb.count_out ==
      $past(count_if_tb.data_load));
25  endproperty
26  p1:assert property (p_load) else
27    $error("SVA p_load failed: when load asserted, count_out != data_load");
28

```

```

29     cover property (p_load);
30
31     // When the load control signal is not active, and the enable is off then the dout does not change
32     property p_load_en;
33         @(posedge count_if_tb.clk) disable iff (!count_if_tb.rst_n) (count_if_tb.load_n && !count_if_tb.ce) | => (count_if_tb.count_out ==
34             $past(count_if_tb.count_out));
35     endproperty
36     p2:assert property (p_load_en) else
37         $error("SVA_p_load_en_failed: when load not asserted and enable off, count_out != past(count_out)");
38
39     cover property (p_load_en);
40
41     // When the load control signal is not active and the enable is active, and the up_down is high then the dout is incremented.
42     property p_inc;
43         @(posedge count_if_tb.clk) disable iff (!count_if_tb.rst_n) (count_if_tb.load_n && count_if_tb.ce && count_if_tb.up_down)
44             | => (count_if_tb.count_out == $past(count_if_tb.count_out) + 1'b1);
45     endproperty
46     p3:assert property (p_inc) else
47         $error("SVA_p_inc_failed: increment behavior");
48
49     cover property (p_inc);
50
51     // When the load control signal is not active and the enable is active, and the up_down is low then the dout is decremented.
52     property p_dec;
53         @(posedge count_if_tb.clk) disable iff (!count_if_tb.rst_n) (count_if_tb.load_n && count_if_tb.ce && !count_if_tb.up_down)
54             | => (count_if_tb.count_out == $past(count_if_tb.count_out) - 1'b1);
55     endproperty
56     p4:assert property (p_dec) else
57         $error("SVA_p_dec_failed: decrement behavior");
58
59     cover property (p_dec);
60
61     // max_count output is high when the counter output is maximum.
62     always_comb begin
63         if(count_if_tb.rst_n && count_if_tb.count_out == {count_if_tb.WIDTH{1'b1}}) begin
64             p_max_flag: assert final(count_if_tb.max_count == 1'b1) else
65                 $error("SVA_p_max_flag_failed: max_count mismatch");
66         end
67     end
68
69     //zero output is high when the counter output is zero.
70     always_comb begin
71         if(count_if_tb.rst_n && count_if_tb.count_out == {count_if_tb.WIDTH{1'b0}}) begin
72             p_zero_flag: assert final(count_if_tb.zero == 1'b1) else
73                 $error("SVA_p_zero_flag_failed: zero flag mismatch");
74         end
75     end
76
77     //=====
78     // Main verification process: Drives the testbench flow
79     //=====
80     initial begin
81         // Create config object for randomization
82         cfg = new();
83
84         // 2) Run random tests
85         for (int i = 0; i < 500; i++) begin
86             if (!cfg.randomize()) begin
87                 $error("Randomization failed!");
88                 $finish;
89             end
90
91             @(negedge count_if_tb.clk); // Wait for clock edge
92
93             // Drive signals from random config
94             count_if_tb.rst_n = cfg.rst_n;
95             count_if_tb.load_n = cfg.load_n;
96             count_if_tb.up_down = cfg.up_down;
97             count_if_tb.ce = cfg.ce;
98             count_if_tb.data_load = cfg.data_load;
99
100             cfg.count_out = count_if_tb.count_out;
101
102             cfg.sample();
103         end
104
105         $display("All done. End of simulation.");
106         $finish; // End simulation
107     end
108 endmodule

```

3.2 2. Package code

```

1 package counter_pkg;
2
3     //=====
4     // 1) Declare the parameter
5     //=====
6     parameter int WIDTH = 4;
7
8     //=====
9     // 2) Create a class for constrained-random stimulus
10    //=====
11    class counter_cfg;
12
13        //=====
14        // DUT signals we want to randomize
15        //=====
16        bit                clk;                // clock signal

```

```

17     rand bit          rst_n;          // Active-low reset
18     rand bit          load_n;         // Active-low load
19     rand bit          up_down;        // 1 => increment, 0 => decrement
20     rand bit          ce;             // clock enable
21     rand logic [WIDTH-1:0] data_load;
22     logic [WIDTH-1:0] count_out;
23
24     //=====
25     // Coverage group
26     //=====
27     covergroup cg ;
28         cp1: coverpoint rst_n;
29         cp2: coverpoint load_n;
30         cp3: coverpoint up_down;
31         cp4: coverpoint ce;
32         cp5: coverpoint data_load;
33         cp6: coverpoint count_out;
34     endgroup
35
36     //=====
37     // Constructor
38     //=====
39     function new();
40         cg = new();
41     endfunction
42
43     function void sample();
44         cg.sample();
45     endfunction
46
47     //=====
48     // 3) Constraints to meet the 70%/30% guidelines
49     // use distribution for probability
50     //=====
51     constraint reset_deactivated_most {
52         // Reset low 30% of time, high 70%
53         rst_n dist { 1 := 70, 0 := 30 };
54     }
55
56     constraint load_active_70 {
57         // load_n=0 is "active" => 70% of time
58         load_n dist { 0 := 70, 1 := 30 };
59     }
60
61     constraint enable_active_70 {
62         // ce=1 => 70% of time
63         ce dist { 1 := 70, 0 := 30 };
64     }
65
66     constraint up_down_dist {
67         // Distribution constraint: 50% chance of 0, 50% chance of 1
68         up_down dist { 0 := 50, 1 := 50 };
69     }
70
71     constraint up_down_data_load_c {
72         if (up_down) {
73             // up_down=1 => pick data_load mostly in lower half
74             data_load dist {
75                 [0 : (1<<(WIDTH-1))-1] := 80,
76                 [(1<<(WIDTH-1)) : (1<<WIDTH)-1] := 20
77             };
78         } else {
79             // up_down=0 => pick data_load mostly in upper half
80             data_load dist {
81                 [0 : (1<<(WIDTH-1))-1] := 20,
82                 [(1<<(WIDTH-1)) : (1<<WIDTH)-1] := 80
83             };
84         }
85     }
86
87     endclass
88
89     endpackage

```

3.3 3. Design code

```

1  ///////////////////////////////////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: Counter Design
6  //
7  ///////////////////////////////////////////////////////////////////
8  module counter (counter_intf.DUT count_if_dut);
9
10     always @(posedge count_if_dut.clk or negedge count_if_dut.rst_n) begin
11         if (!count_if_dut.rst_n)
12             count_if_dut.count_out <= 0;
13         else if (!count_if_dut.load_n)
14             count_if_dut.count_out <= count_if_dut.data_load;
15         else if (count_if_dut.ce) begin
16             if (count_if_dut.up_down)
17                 count_if_dut.count_out <= count_if_dut.count_out + 1;
18             else
19                 count_if_dut.count_out <= count_if_dut.count_out - 1;
20         end
21     end
22
23     assign count_if_dut.max_count = (count_if_dut.count_out == {count_if_dut.WIDTH{1'b1}})? 1:0;
24     assign count_if_dut.zero = (count_if_dut.count_out == 0)? 1:0;

```


25
26 `endmodule`

3.4 4. Interface code

```
1 interface counter_intf (  
2     input bit clk  
3 );  
4  
5 //=====   
6 // Local parameters: Override the default WIDTH if needed   
7 //=====   
8 localparam WIDTH = 4;  
9  
10  
11 //=====   
12 // Declare all signals used to interface with DUT or top   
13 //=====   
14 bit rst_n;  
15 bit load_n;  
16 bit up_down;  
17 bit ce;  
18 bit [WIDTH-1:0] data_load;  
19 bit [WIDTH-1:0] count_out;  
20 bit max_count;  
21 bit zero;  
22  
23 modport DUT ( input clk,rst_n,load_n,up_down,ce,data_load,  
24               output count_out,max_count,zero);  
25  
26 modport TEST ( output clk,rst_n,load_n,up_down,ce,data_load,  
27                input count_out,max_count,zero);  
28  
29 endinterface
```

3.5 5. Bug Fixes

missing (begin and end) for "else if (ce)"

3.6 6. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
COUNTER_1	When reset (<code>rst_n</code>) is asserted, the output <code>count_out</code> should be zero.	Directed at the start of the simulation, followed by randomization with a constraint to keep reset active for 30% of the time.	Coverage point to track how many times reset is asserted and confirm <code>count_out == 0</code> .	A checker in the testbench ensures <code>count_out</code> is 0 when <code>rst_n == 0</code> .
COUNTER_2	When load (<code>load_n</code>) is asserted, <code>count_out</code> should take the value of <code>data_load</code> .	Randomization of <code>load_n</code> with a 70% probability of being active (low) and randomized <code>data_load</code> values.	Coverage point to track how many times <code>load_n</code> is asserted and the range of <code>data_load</code> values.	A checker in the testbench verifies <code>count_out == data_load</code> when <code>load_n == 0</code> .
COUNTER_3	When <code>ce</code> is enabled, the counter should increment or decrement based on <code>up_down</code> .	Randomization with 70% chance for <code>ce</code> being high, and a 50-50 distribution for <code>up_down</code> .	Coverage point to capture the toggling of <code>up_down</code> and transitions of <code>count_out</code> .	A checker compares <code>count_out</code> with the expected increment or decrement, verified against the golden model.
COUNTER_4	<code>max_count</code> should be asserted when <code>count_out</code> reaches its maximum value.	Random tests allowing the counter to reach its maximum possible value (<code>{WIDTH{1'b1}}</code>).	Coverage point to check how often <code>max_count</code> is triggered.	A checker validates <code>max_count == 1</code> when <code>count_out == max value</code> .
COUNTER_5	<code>zero</code> should be asserted when <code>count_out</code> is zero.	Directed reset tests and decrement tests pushing <code>count_out</code> to zero.	Coverage point for how often <code>zero</code> is asserted.	A checker verifies <code>zero == 1</code> only when <code>count_out == 0</code> .

Table 2: Verification Plan for Counter Design

3.7 7. Do File

```
vlib work  
vlog counter_pkg.sv counter.sv counter_intf.sv counter_tb.sv top_module.sv +cover -covercells  
vsim -voptargs=+acc work.top -cover  
do wave.do  
coverage save top.ucdb -onexit  
run -all  
do coverage.do  
  
# to run do file  
#— do run.do  
# to execute coverage report (one for code coverage and other fuctional coverage)  
#— vcover report top.ucdb -details -annotate -all -output code_coverage_rpt.txt -du=counter  
#— vcover report -details -cvg -output functional_coverage_rpt.txt top.ucdb
```

3.8 8. code Coverage Report

Coverage Report by DU with details

=====
Design Unit: work.counter
=====
Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	10	10	0	100.00%

Branch Details

Branch Coverage for Design Unit work.counter

Line	Item	Count	Source
File counter.sv			
IF Branch			
11		207	Count coming in to IF
11	1	81	if (!count_if_dut.rst_n)
13	1	98	else if (!count_if_dut.load_n)
15	1	22	else if (count_if_dut.ce) begin
		6	All False Count

Branch totals: 4 hits of 4 branches = 100.00%

IF Branch			
16		22	Count coming in to IF
16	1	13	if (count_if_dut.up_down)
18	1	9	else

Branch totals: 2 hits of 2 branches = 100.00%

IF Branch			
23		145	Count coming in to IF
23	1	10	assign count_if_dut.max_count = (count_if_dut.count_out == {count_if_dut.WIDTH{1'b1
23	2	135	assign count_if_dut.max_count = (count_if_dut.count_out == {count_if_dut.WIDTH{1'b1

Branch totals: 2 hits of 2 branches = 100.00%

IF Branch			
24		145	Count coming in to IF
24	1	34	assign count_if_dut.zero = (count_if_dut.count_out == 0)? 1:0;
24	2	111	assign count_if_dut.zero = (count_if_dut.count_out == 0)? 1:0;

Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	2	2	0	100.00%

Condition Details

Condition Coverage for Design Unit work.counter —

File counter.sv				
Focused Condition View				
Line	23	Item	1	(count_if_dut.count_out == {count_if_dut.WIDTH{1}})
Condition totals: 1 of 1 input term covered = 100.00%				

	Input Term	Covered	Reason for no coverage	Hint
(count_if_dut.count_out == {count_if_dut.WIDTH{1}})		Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count_if_dut.count_out == {count_if_dut.WIDTH{1}})_0	—
Row 2:	1	(count_if_dut.count_out == {count_if_dut.WIDTH{1}})_1	—

Focused Condition View			
Line	24	Item	1 (count_if_dut.count_out == 0)
Condition totals: 1 of 1 input term covered = 100.00%			

	Input Term	Covered	Reason for no coverage	Hint
(count_if_dut.count_out == 0)		Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count_if_dut.count_out == 0)_0	—
Row 2:	1	(count_if_dut.count_out == 0)_1	—

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	7	7	0	100.00%

Statement Details

Statement Coverage for Design Unit work.counter —

Line	Item	Count	Source
File counter.sv			
8			module counter (counter_intf.DUT count_if_dut);
9			
10	1	207	always @(posedge count_if_dut.clk or negedge count_if_dut.rst_n) begin
11			if (!count_if_dut.rst_n)
12	1	81	count_if_dut.count_out <= 0;

13			else if (!count_if_dut.load_n)
14	1	98	count_if_dut.count_out <= count_if_dut.data_load;
15			else if (count_if_dut.ce) begin
16			if (count_if_dut.up_down)
17	1	13	count_if_dut.count_out <= count_if_dut.count_out + 1;
18			else
19	1	9	count_if_dut.count_out <= count_if_dut.count_out - 1;
20			end
21			end
22			
23	1	145	assign count_if_dut.max_count = (count_if_dut.count_out == {count_if_dut.WIDTH{1'b1
24	1	145	assign count_if_dut.zero = (count_if_dut.count_out == 0)? 1:0;

Total Coverage By Design Unit (filtered view): 100.00%

3.9 9. functional coverage report

Coverage Report by instance with details

Instance: /counter_pkg
Design Unit: work.counter_pkg

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
Coverpoints/Crosses	6	na	na	na
Covergroup Bins	40	40	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /counter_pkg/counter_cfg/cg				
covered/total bins:	40	40	—	Covered
missing/total bins:	0	40	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	46	1	—	Covered
bin auto[1]	126	1	—	Covered
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	129	1	—	Covered
bin auto[1]	43	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	80	1	—	Covered
bin auto[1]	92	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	51	1	—	Covered
bin auto[1]	121	1	—	Covered
Coverpoint cp5	100.00%	100	—	Covered
covered/total bins:	16	16	—	
missing/total bins:	0	16	—	
% Hit:	100.00%	100	—	
bin auto[0]	7	1	—	Covered
bin auto[1]	10	1	—	Covered
bin auto[2]	10	1	—	Covered
bin auto[3]	12	1	—	Covered
bin auto[4]	10	1	—	Covered
bin auto[5]	15	1	—	Covered
bin auto[6]	9	1	—	Covered
bin auto[7]	13	1	—	Covered
bin auto[8]	12	1	—	Covered
bin auto[9]	10	1	—	Covered
bin auto[10]	12	1	—	Covered
bin auto[11]	13	1	—	Covered
bin auto[12]	9	1	—	Covered
bin auto[13]	13	1	—	Covered
bin auto[14]	11	1	—	Covered
bin auto[15]	6	1	—	Covered
Coverpoint cp6	100.00%	100	—	Covered
covered/total bins:	16	16	—	
missing/total bins:	0	16	—	
% Hit:	100.00%	100	—	
bin auto[0]	57	1	—	Covered
bin auto[1]	10	1	—	Covered
bin auto[2]	6	1	—	Covered
bin auto[3]	6	1	—	Covered
bin auto[4]	3	1	—	Covered
bin auto[5]	11	1	—	Covered

bin auto[6]	5	1	—	Covered
bin auto[7]	7	1	—	Covered
bin auto[8]	9	1	—	Covered
bin auto[9]	10	1	—	Covered
bin auto[10]	9	1	—	Covered
bin auto[11]	8	1	—	Covered
bin auto[12]	7	1	—	Covered
bin auto[13]	7	1	—	Covered
bin auto[14]	7	1	—	Covered
bin auto[15]	10	1	—	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
<hr/>				
TYPE /counter_pkg/counter_cfg/cg	100.00%	100	—	Covered
covered/total bins:	40	40	—	
missing/total bins:	0	40	—	
% Hit:	100.00%	100	—	
Coverpoint cp1	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	46	1	—	Covered
bin auto[1]	126	1	—	Covered
Coverpoint cp2	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	129	1	—	Covered
bin auto[1]	43	1	—	Covered
Coverpoint cp3	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	80	1	—	Covered
bin auto[1]	92	1	—	Covered
Coverpoint cp4	100.00%	100	—	Covered
covered/total bins:	2	2	—	
missing/total bins:	0	2	—	
% Hit:	100.00%	100	—	
bin auto[0]	51	1	—	Covered
bin auto[1]	121	1	—	Covered
Coverpoint cp5	100.00%	100	—	Covered
covered/total bins:	16	16	—	
missing/total bins:	0	16	—	
% Hit:	100.00%	100	—	
bin auto[0]	7	1	—	Covered
bin auto[1]	10	1	—	Covered
bin auto[2]	10	1	—	Covered
bin auto[3]	12	1	—	Covered
bin auto[4]	10	1	—	Covered
bin auto[5]	15	1	—	Covered
bin auto[6]	9	1	—	Covered
bin auto[7]	13	1	—	Covered
bin auto[8]	12	1	—	Covered
bin auto[9]	10	1	—	Covered
bin auto[10]	12	1	—	Covered
bin auto[11]	13	1	—	Covered
bin auto[12]	9	1	—	Covered
bin auto[13]	13	1	—	Covered
bin auto[14]	11	1	—	Covered
bin auto[15]	6	1	—	Covered
Coverpoint cp6	100.00%	100	—	Covered
covered/total bins:	16	16	—	
missing/total bins:	0	16	—	
% Hit:	100.00%	100	—	
bin auto[0]	57	1	—	Covered
bin auto[1]	10	1	—	Covered
bin auto[2]	6	1	—	Covered
bin auto[3]	6	1	—	Covered
bin auto[4]	3	1	—	Covered
bin auto[5]	11	1	—	Covered
bin auto[6]	5	1	—	Covered
bin auto[7]	7	1	—	Covered
bin auto[8]	9	1	—	Covered
bin auto[9]	10	1	—	Covered
bin auto[10]	9	1	—	Covered
bin auto[11]	8	1	—	Covered
bin auto[12]	7	1	—	Covered
bin auto[13]	7	1	—	Covered
bin auto[14]	7	1	—	Covered
bin auto[15]	10	1	—	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/test/cover__p_dec	SVA	✓	Off	30	1	Unli...	1	100%	<div></div>	✓	0	0	0 ps	0
/top/test/cover__p_inc	SVA	✓	Off	26	1	Unli...	1	100%	<div></div>	✓	0	0	0 ps	0
/top/test/cover__p_load_en	SVA	✓	Off	16	1	Unli...	1	100%	<div></div>	✓	0	0	0 ps	0
/top/test/cover__p_load	SVA	✓	Off	191	1	Unli...	1	100%	<div></div>	✓	0	0	0 ps	0

Figure 3: cover property




Figure 4: simulation waveform

```
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.counter_intf(fast__l)
# Loading work.counter(fast)
# Loading work.counter_pkg(fast)
# Loading work.counter_tb_sv_unit(fast)
# Loading work.counter_tb(fast)
VSIM(pasued)> run -all
# All done. End of simulation.
# ** Note: $finish : C:/Users/Administrator/Desktop/assignment 4 - verification diploma/Q3/counter_tb.sv(106)
# Time: 5 us Iteration: 1 Instance: /top/test
# 1
# Break in Module counter_tb at C:/Users/Administrator/Desktop/assignment 4 - verification diploma/Q3/counter_tb.sv line 106
VSIM(pasued)>
```

Figure 5: Transcript : all test cases passed

4 Q4: configuration register

4.1 1. Testbench code

```
1 module config_reg_tb;
2
3 //-----
4 // Enumerated type for refister addresses
5 //-----
6 typedef enum logic [2:0] {
7     ADC0_REG = 3'd0,
8     ADC1_REG = 3'd1,
9     TEMP_SENSOR0_REG = 3'd2,
10    TEMP_SENSOR1_REG = 3'd3,
11    ANALOG_TEST = 3'd4,
12    DIGITAL_TEST = 3'd5,
13    AMP_GAIN = 3'd6,
14    DIGITAL_CONFIG = 3'd7
15 } reg_addr_e;
16
17 //-----
18 // Golden model for reset values of register
19 // using assosiative array with type string key
20 //-----
21 logic [15:0] reset_assoc [string];
22
23 //-----
24 // instantiate configuration register
25 //-----
26 logic clk;
27 logic reset;
28 logic write;
29 logic [15:0] data_in;
30 reg_addr_e address;
31 logic [15:0] data_out;
32
33 config_reg dut (
34     .clk(clk),
35     .reset(reset),
36     .write(write),
37     .data_in(data_in),
38     .address(address),
39     .data_out(data_out)
40 );
41
42 //-----
43 // Clock generator
44 //-----
45 initial begin
46     clk = 1'b0;
47     forever #5 clk = ~clk;
48 end
49
50 //-----
51 // Task to check dut during resetting
52 //-----
53 task check_rest();
54 begin
55     reg_addr_e addr;
```

```

56
57     reset = 1'b1;
58     #10;
59     reset = 1'b0;
60
61     $display("check_reset_task");
62
63     for (int i = 0; i < addr.num(); i++) begin
64         if(i==0) begin
65             addr = addr.first();
66             address = addr;
67         end else if (i==(addr.num()-1))begin
68             addr = addr.last();
69             address = addr;
70         end else begin
71             addr = addr.next();
72             address = addr;
73         end
74         #10;
75         //compare registers content after resting with associative array that hold reset values
76         if (data_out != reset_assoc[addr.name()]) begin
77             $display("Mismatch_at_%s: expected_%h, got_%h", addr.name(), reset_assoc[addr.name()], data_out);
78         end
79     end
80
81 end
82 endtask
83
84 //-----
85 // Task to check register values
86 //-----
87 task check_registers();
88     reg_addr_e addr;
89     logic [15:0] expected_output;
90     // corner cases
91
92     $display("check_register_values_all_zero_write");
93     write = 1'b1;
94     data_in = 16'b0;
95
96     for (int i = 0; i < addr.num(); i++) begin
97         if(i==0) begin
98             addr = addr.first();
99             address = addr;
100         end else if (i==(addr.num()-1))begin
101             addr = addr.last();
102             address = addr;
103         end else begin
104             addr = addr.next();
105             address = addr;
106         end
107         #10;
108         if (data_out != 16'b0) begin
109             $display("Mismatch_at_%s: expected_%h, got_%h", addr.name(), 16'b0, data_out);
110         end
111     end
112
113     $display("check_register_values_all_ones_write");
114     write = 1'b1;
115     data_in = 16'hFFFF;
116
117     for (int i = 0; i < addr.num(); i++) begin
118         if(i==0) begin
119             addr = addr.first();
120             address = addr;
121         end else if (i==(addr.num()-1))begin
122             addr = addr.last();
123             address = addr;
124         end else begin
125             addr = addr.next();
126             address = addr;
127         end
128         #10;
129         if (data_out != 16'hFFFF) begin
130             $display("Mismatch_at_%s: expected_%h, got_%h", addr.name(), 16'hFFFF, data_out);
131         end
132     end
133
134     $display("check_register_values_random_write");
135     write = 1'b1;
136     expected_output = $urandom_range(0,16'hFFFF);
137     data_in = expected_output;
138
139     for (int i = 0; i < addr.num(); i++) begin
140         if(i==0) begin
141             addr = addr.first();
142             address = addr;
143         end else if (i==(addr.num()-1))begin
144             addr = addr.last();
145             address = addr;
146         end else begin
147             addr = addr.next();
148             address = addr;
149         end
150         #10;
151         if (data_out != expected_output) begin
152             $display("Mismatch_at_%s: expected_%h, got_%h", addr.name(), expected_output, data_out);
153         end
154     end
155 end

```

```
156
157     endtask
158
159     //-----
160     // simulation steps
161     //-----
162     initial begin
163         //initialize inputs
164         reset = 1'b0; //un activated reset
165         write = 1'b0;
166         data_in = 15'b0;
167         address = ADC0_REG;
168
169         // set reset values in associative array to hold it to the end of simulation
170         reset_assoc["ADC0_REG"]=16'hFFFF;
171         reset_assoc["ADC1_REG"]=16'h0;
172         reset_assoc["TEMP_SENSOR0_REG"]=16'h0;
173         reset_assoc["TEMP_SENSOR1_REG"]=16'h0;
174         reset_assoc["ANALOG_TEST"]=16'hABCD;
175         reset_assoc["DIGITAL_TEST"]=16'h0;
176         reset_assoc["AMP_GAIN"]=16'h0;
177         reset_assoc["DIGITAL_CONFIG"]=16'h1;
178
179         // reset dut
180         @(posedge clk);
181         check_rest();
182
183         @(posedge clk);
184         check_registers();
185
186         $finish;
187     end
188
189 endmodule
```

4.2 2. Design code

```
1     module config_reg(
2         input  logic clk,
3         input  logic reset,
4         input  logic write,
5         input  logic [15:0] data_in,
6         input  logic [2:0] address,
7         output logic [15:0] data_out
8     );
9
10    ‘protected
11
12        MTI!#DU;Wt7W\E}vp$.h,RJ@F" cok2*:fU||?KQ7" kDn2YBkJW1x7+D][a92\T\Xo+#4'mT1<VEU
13        Y>-jEo-mnC;onUwzW]kB*s~TB1VA61@Ba}+7?|,5XoUXY[@7?]AEK#5u2[,vCY?5WACBAkE-5Q<A
14        \1das*pl7+WpVrAz@eu$WA{ebXUv5TrV[v$A1+IB~*kJK~TXv^VW@]DQ]uzjv(G,i{LY]DZ$4^0,
15        {cQ#=#]/_xJpe_kwG?wE4qLAR5TU$3sI(^E##,iTK7'RVBKXe\Y0iZwxm1mAjGo2]1_1uC2}##1#I
16        P#a7n^|e1lLPZ*1[3rTr=iEkb@T>J-pmux,$Z.\vQ2[-1Jajw\sjirkh-'$[Ko7r*\'?+$WWAB_~,
17        ?e_<@'aB.a=Yi7aXRznB;\7ou~=!OV-p2^mDDu'sRiAn!m[J{Ho#-e1=Y7VDVT[G?v=$nL[:Kaw!
18        EZTH}xUz5KaliVG][KZ2evwm~|tZIk3xeGs2o[GG]p[BAw!w>eQaTz*R1#TxX{n>^}!EC$ekE#Z7
19        ,B5sWuxN^H\2w>3Y=2El3}xW2xWQk5[#Qviz*w1@s+^UYy=-_nUw5s@-V2B-CjTp]Rw)e<UawXJ
20        3+H*vpW@U{x{$R@W^$>,]E$v#BR{a+,uWuA}WxQ}X'JX[05xkbl#B#/Dxo[*wV,FqZXmAy=I-^n
21        Br*@5+[Jzoh,$11KG>^9J*e~Hr?'TCNH}Bw~1[u@e$u>Q23#BR'$Wxl_]IpI*{J5?OKDrHkA$GsG
22        a<j^D{*^Q^XzeaXL$Bsow<3*5lXBz*W*Z$CXMPK^zCvpDU5DT1aTJ=_Das=>o-TCs?aDE1}U5irC
23        <A,~vQi}Q0uo;!VY@]C-+R0h'?>Ku'pxvE!2(.Ss3JD'Q'eD?Esjp^[6]Z+u3n1]1urmi}@SeiDk
24        l2\+73l-ExuR,n<*I!oW^;1BE;*DBxTpVWXBhq][<}=KoTyU>2jsY}R!U[sD+0>_{1U^Ev!27T\Y
25        s}1q*$5T6kv!!hLEIwsx'CXe#GeQ*Y'[0vRkpr\aloxGHpoW'lj}xRpjG!oTem?Q,mIp'7^11G]p
26        A*mTLj;;\jrV[V*ps_T*jdrBX]tKE?X#n@<W[kp5XH]FNWoTBC]]Ud;5D[?][5D15}Tt_{]o#-Q*
27        ^ep=(IH<oPD}QBJr<1p-'{sm5z@HBG,#rCiEQY}_1r[>;rr]u,wCKpGu}*w>lvvBr#j>s3Bz^I2x
28        <\jOW1@Ii!H^[];!R=[jT>B>IkYmQVyG0,VAQ\E\[Y2*RR=w}o_0$BwT$I3G_OI[HT'
29        3v@DZH1kp'@HO~EoI" 'Kj3Wo '3*={jE$m*bo_}xBVs]E[psIrjABY+s]usrsi!\L#_#J/Vm\HVCe
30        uuuu<o]K]@5,Yo!+Re77K>G-'^#si7;KBo[a@=i
31    ‘endprotected
32
33
34    endmodule_u//_utest
```

4.3 3. Bug report

- Bug 1
- a) Design Input for Bug to Appear:
Read ABCD from register ANALOG.TEST after reset.
 - b) Expected Behavior:
Register ANALOG.TEST should be readable as ABCD.
 - c) Observed Behavior:
Register ANALOG.TEST reads as ABCC instead of ABCD.
- Bug 2
- a) Design Input for Bug to Appear:
Write 0000 to register ADC0.REG.
 - b) Expected Behavior:
Register ADC0.REG should be writable as 0000.
 - c) Observed Behavior:
Register ADC0.REG is written as FFFF instead of 0000.
- Bug 3
- a) Design Input for Bug to Appear:

Write FFFF to register TEMP_SENSOR0.REG.

- b) Expected Behavior:
Register TEMP_SENSOR0.REG should be writable as FFFF.
- c) Observed Behavior:
Register TEMP_SENSOR0.REG is written as FFFE instead of FFFF.

Bug 4

- a) Design Input for Bug to Appear:
Write FFFF to register DIGITAL_TEST.
- b) Expected Behavior:
Register DIGITAL_TEST should be writable as FFFF.
- c) Observed Behavior:
Register DIGITAL_TEST is written as 0000 instead of FFFF.

Bug 5

- a) Design Input for Bug to Appear:
Write FFFF to register DIGITAL_CONFIG.
- b) Expected Behavior:
Register DIGITAL_CONFIG should be writable as FFFF.
- c) Observed Behavior:
Register DIGITAL_CONFIG is written as 7FFF instead of FFFF.

Bug 6

- a) Design Input for Bug to Appear:
Write 37E7 to register ADC0.REG.
- b) Expected Behavior:
Register ADC0.REG should be writable as 37E7.
- c) Observed Behavior:
Register ADC0.REG is written as B7E7 instead of 37E7.

Bug 7

- a) Design Input for Bug to Appear:
Write 37E7 to register ADC1.REG.
- b) Expected Behavior:
Register ADC1.REG should be writable as 37E7.
- c) Observed Behavior:
Register ADC1.REG is written as E737 instead of 37E7.

Bug 8

- a) Design Input for Bug to Appear:
Write 37E7 to register TEMP_SENSOR0.REG.
- b) Expected Behavior:
Register TEMP_SENSOR0.REG should be writable as 37E7.
- c) Observed Behavior:
Register TEMP_SENSOR0.REG is written as 6FCE instead of 37E7.

Bug 9

- a) Design Input for Bug to Appear:
Write 37E7 to register DIGITAL_TEST.
- b) Expected Behavior:
Register DIGITAL_TEST should be writable as 37E7.
- c) Observed Behavior:
Register DIGITAL_TEST is written as FFFF instead of 37E7.

4.4 4. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
CONFIG_1	Upon reset, all registers should be set to their predefined reset values.	Directed reset at the start of the simulation, followed by random operations.	-	A checker in the testbench compares each register's output with the expected reset value from the associative array.
CONFIG_2	Writing to a register should update its value to the input data.	Randomized write operations with varying data inputs across all registers.	-	A checker verifies that the register's output matches the input data after a write operation.
CONFIG_3	Registers should maintain their values when no write operation is performed.	Randomized operations with a 50% chance of write being disabled.	-	A checker ensures that register values remain unchanged when write is not active.
CONFIG_4	The module should correctly handle simultaneous reset and write operations, prioritizing reset.	Directed tests where reset and write are asserted simultaneously.	-	A checker confirms that reset values take precedence over write operations when both are active.
CONFIG_5	The module should correctly handle edge cases, such as maximum and minimum data values.	Directed tests with data inputs set to all zeros, all ones, and random values.	-	A checker verifies correct register behavior for edge case data inputs.

Table 3: Verification Plan for Configuration Register Design

4.5 5. Waveform




Figure 6: simulation waveform

```
VSIM 5> run -all
# check reset task
# Mismatch at ANALOG_TEST: expected abcd, got abcc
# check register values all zero write
# Mismatch at ADC0_REG: expected 0000, got ffff
# check register values all ones write
# Mismatch at TEMP_SENSOR0_REG: expected ffff, got fffe
# Mismatch at DIGITAL_TEST: expected ffff, got 0000
# Mismatch at DIGITAL_CONFIG: expected ffff, got 7fff
# check register values random write
# Mismatch at ADC0_REG: expected 37e7, got b7e7
# Mismatch at ADC1_REG: expected 37e7, got e737
# Mismatch at TEMP_SENSOR0_REG: expected 37e7, got 6fce
# Mismatch at DIGITAL_TEST: expected 37e7, got ffff
# ** Note: $finish      : /home/tare/Desktop/assignment 4 - verification diploma/Q4/config_reg_tb.sv(186)
#      Time: 335 ns   Iteration: 0   Instance: /config_reg_tb
# 1
# Break in Module config_reg_tb at /home/tare/Desktop/assignment 4 - verification diploma/Q4/config_reg_tb.sv line 186
VSIM 6>
```

Figure 7: Transcript : all test cases passed