## STM32F407VG Device Drivers

Generated by Doxygen 1.9.1

Author: Mr. Mohamed Ali Haoufa

Documentation version: 1.0

Date: October 7th, 2023

@Copyright (c) 2023. All rights reserved.

1 Module Index	1
1.1 Modules	1
2 Class Index	5
2.1 Class List	5
3 File Index	7
3.1 File List	7
4 Module Documentation	9
4.1 DS1307 RTC Driver	9
4.1.1 Detailed Description	10
4.2 DS1307 Macros	10
4.2.1 Detailed Description	10
4.3 DS1307 Configurable Items	11
4.3.1 Detailed Description	11
4.4 Register Addresses	11
4.4.1 Detailed Description	12
4.5 Time Formats	12
4.5.1 Detailed Description	12
4.6 Days of the Week	12
4.6.1 Detailed Description	13
4.7 DS1307 APIs	13
4.7.1 Detailed Description	13
4.7.2 Function Documentation	14
4.7.2.1 ds1307_get_current_date()	14
4.7.2.2 ds1307_get_current_time()	14
4.7.2.3 ds1307_init()	14
4.7.2.4 ds1307_set_current_date()	14
4.7.2.5 ds1307_set_current_time()	
4.8 KEYPAD Driver	15
4.8.1 Detailed Description	15
4.8.2 Function Documentation	15
4.8.2.1 Keypad_ScanAndPrint()	15
4.9 LCD Driver	16
4.9.1 Detailed Description	16
4.10 LCD Macros	17
4.10.1 Detailed Description	17
4.11 Application Configurable Items	17
4.11.1 Detailed Description	18
4.12 LCD Commands	18
4.12.1 Detailed Description	18
4.13 LCD APIs	19

4.13.1 Detailed Description	19
4.13.2 Function Documentation	19
4.13.2.1 lcd_display_clear()	19
4.13.2.2 lcd_display_return_home()	20
4.13.2.3 lcd_init()	20
4.13.2.4 lcd_print_char()	20
4.13.2.5 lcd_print_string()	20
4.13.2.6 lcd_send_command()	21
4.13.2.7 lcd_set_cursor()	21
4.14 STM32F407xx MCU Header File	22
4.14.1 Detailed Description	23
4.15 Definitions and Macros	24
4.15.1 Detailed Description	24
4.16 NVIC ISERx Registers	24
4.16.1 Detailed Description	25
4.17 NVIC ICERx Registers	25
4.17.1 Detailed Description	25
4.18 NVIC Priority Registers Base Address	25
4.18.1 Detailed Description	26
4.19 Priority Bits Implemented	26
4.19.1 Detailed Description	26
4.20 Memory Base Addresses	26
4.20.1 Detailed Description	27
4.20.2 Macro Definition Documentation	27
4.20.2.1 FLASH_BASEADDR	27
4.20.2.2 ROM_BASEADDR	27
4.20.2.3 SRAM1_BASEADDR	27
4.20.2.4 SRAM2_BASEADDR	27
4.21 Peripheral Base Addresses	28
4.21.1 Detailed Description	28
4.22 Peripheral Base Addresses	28
4.22.1 Detailed Description	29
4.22.2 Macro Definition Documentation	29
4.22.2.1 AHB1PERIPH_BASEADDR	29
4.22.2.2 AHB2PERIPH_BASEADDR	29
4.22.2.3 APB1PERIPH_BASEADDR	29
4.22.2.4 APB2PERIPH_BASEADDR	29
4.22.2.5 PERIPH_BASEADDR	29
4.23 Peripheral Base Addresses on APB1 Bus	30
4.23.1 Detailed Description	30
4.23.2 Macro Definition Documentation	30
4.23.2.1 CRC_BASEADDR	31

4.23.2.2 DMA1_BASEADDR	31
4.23.2.3 DMA2_BASEADDR	31
4.23.2.4 FIR_BASEADDR	31
4.23.2.5 GPIOA_BASEADDR	31
4.23.2.6 GPIOB_BASEADDR	31
4.23.2.7 GPIOC_BASEADDR	31
4.23.2.8 GPIOD_BASEADDR	31
4.23.2.9 GPIOE_BASEADDR	32
4.23.2.10 GPIOF_BASEADDR	32
4.23.2.11 GPIOG_BASEADDR	32
4.23.2.12 GPIOH_BASEADDR	32
4.23.2.13 GPIOI_BASEADDR	32
4.23.2.14 I2C1_BASEADDR	32
4.23.2.15 I2C2_BASEADDR	32
4.23.2.16 I2C3_BASEADDR	32
4.23.2.17 RCC_BASEADDR	33
4.23.2.18 SPI2_BASEADDR	33
4.23.2.19 SPI3_BASEADDR	33
4.23.2.20 UART4_BASEADDR	33
4.23.2.21 UART5_BASEADDR	33
4.23.2.22 USART2_BASEADDR	33
4.23.2.23 USART3_BASEADDR	33
4.24 Peripheral Base Addresses on APB2 Bus	34
4.24.1 Detailed Description	34
4.24.2 Macro Definition Documentation	34
4.24.2.1 EXTI_BASEADDR	34
4.24.2.2 SPI1_BASEADDR	34
4.24.2.3 SPI4_BASEADDR	35
4.24.2.4 SYSCFG_BASEADDR	35
4.24.2.5 USART1_BASEADDR	35
4.24.2.6 USART6_BASEADDR	35
4.25 Peripheral Register Definitions	35
4.25.1 Detailed Description	36
4.26 Peripheral Definitions	36
4.26.1 Detailed Description	37
4.27 Clock Enable Macros	37
4.27.1 Detailed Description	38
4.28 Clock Enable GPIO Clocks	38
·	38
4.29 Clock Enable I2C Clocks	38
4.29.1 Detailed Description	39
4.30 Clock Enable SPI Clocks	39

4.30.1 Detailed Description	39
4.31 Clock Enable USART Clocks	39
4.31.1 Detailed Description	<b>1</b> C
4.32 Clock Enable SYSCFG Clocks	10
4.32.1 Detailed Description	10
4.33 Clock Disable Macros	11
4.33.1 Detailed Description	11
4.34 Disable clock for GPIOx peripherals	11
4.34.1 Detailed Description	12
4.35 Disable clock for I2Cx peripherals	12
4.35.1 Detailed Description	12
4.36 Disable clock for SPIx peripherals	12
4.36.1 Detailed Description	13
4.37 Disable clock for USARTx peripherals	13
4.37.1 Detailed Description	13
4.38 Disable clock for SYSCFG peripherals	13
4.38.1 Detailed Description	14
4.39 Reset Peripherals Macros	14
4.39.1 Detailed Description	14
4.40 Reset GPIOx Peripherals	14
4.40.1 Detailed Description	15
4.41 Reset I2Cx Peripherals	15
4.41.1 Detailed Description	16
4.42 Reset SPIx Peripherals	16
4.42.1 Detailed Description	16
4.43 Reset USARTx Peripherals	16
4.43.1 Detailed Description	17
4.44 GPIO Base Address to Code Conversion Macros	17
4.44.1 Detailed Description	17
4.44.2 Macro Definition Documentation	17
	18
	18
4.45.1 Detailed Description	18
4.46 EXTI (External Interrupt) IRQ Numbers	19
4.46.1 Detailed Description	19
4.47 NVIC Priority Levels Macros	50
4.47.1 Detailed Description	50
4.48 SPI Bit Position Definitions	50
•	51
<del>-</del>	51
4.49.1 Detailed Description	51
4.49.2 Macro Definition Documentation	52

4.49.2.1 SPI_CR1_BIDIMODE	. 52
4.49.2.2 SPI_CR1_BIDIOE	. 52
4.49.2.3 SPI_CR1_BR	. 52
4.49.2.4 SPI_CR1_CPHA	. 52
4.49.2.5 SPI_CR1_CPOL	. 52
4.49.2.6 SPI_CR1_CRCEN	. 52
4.49.2.7 SPI_CR1_CRCNEXT	. 52
4.49.2.8 SPI_CR1_DFF	. 53
4.49.2.9 SPI_CR1_LSBFIRST	. 53
4.49.2.10 SPI_CR1_MSTR	. 53
4.49.2.11 SPI_CR1_RXONLY	. 53
4.49.2.12 SPI_CR1_SPE	. 53
4.49.2.13 SPI_CR1_SSI	
4.49.2.14 SPI_CR1_SSM	
4.50 SPI_CR2 Bit Position Definitions	. 54
4.50.1 Detailed Description	. 54
4.50.2 Macro Definition Documentation	. 54
4.50.2.1 SPI_CR2_ERRIE	. 54
4.50.2.2 SPI_CR2_FRF	. 54
4.50.2.3 SPI_CR2_RXDMAEN	. 55
4.50.2.4 SPI_CR2_RXNEIE	. 55
4.50.2.5 SPI_CR2_SSOE	. 55
4.50.2.6 SPI_CR2_TXDMAEN	. 55
4.50.2.7 SPI_CR2_TXEIE	. 55
4.51 SPI_SR Bit Position Definitions	. 55
4.51.1 Detailed Description	. 56
4.51.2 Macro Definition Documentation	. 56
4.51.2.1 SPI_SR_BSY	. 56
4.51.2.2 SPI_SR_CHSIDE	. 56
4.51.2.3 SPI_SR_CRCERR	. 56
4.51.2.4 SPI_SR_FRE	. 56
4.51.2.5 SPI_SR_MODF	. 57
4.51.2.6 SPI_SR_OVR	. 57
4.51.2.7 SPI_SR_RXNE	. 57
4.51.2.8 SPI_SR_TXE	. 57
4.51.2.9 SPI_SR_UDR	. 57
4.52 I2C Bit Position Definitions	. 57
4.52.1 Detailed Description	. 58
4.53 I2C_CR1 Bit Position Definitions	. 59
4.53.1 Detailed Description	. 59
4.53.2 Macro Definition Documentation	. 59
4.53.2.1 I2C CR1 ACK	. 59

4.53.2.2 I2C_CR1_ALERT	 . 60
4.53.2.3 I2C_CR1_ENARP	 . 60
4.53.2.4 I2C_CR1_ENGC	 . 60
4.53.2.5 I2C_CR1_ENPEC	 . 60
4.53.2.6 I2C_CR1_NOSTRETCH	 . 60
4.53.2.7 I2C_CR1_PE	 . 60
4.53.2.8 I2C_CR1_PEC	 . 60
4.53.2.9 I2C_CR1_POS	 . 60
4.53.2.10 I2C_CR1_SMBTYPE	 . 61
4.53.2.11 I2C_CR1_SMBUS	 . 61
4.53.2.12 I2C_CR1_START	 . 61
4.53.2.13 I2C_CR1_STOP	 . 61
4.53.2.14 I2C_CR1_SWRST	 . 61
4.54 I2C_OAR1 Bit Position Definitions	 . 61
4.54.1 Detailed Description	 . 62
4.54.2 Macro Definition Documentation	 . 62
4.54.2.1 I2C_OAR1_ADD	 . 62
4.54.2.2 I2C_OAR1_ADD0	 . 62
4.54.2.3 I2C_OAR1_ADDMODE	 . 62
4.55 I2C_OAR2 Bit Position Definitions	 . 62
4.55.1 Detailed Description	 . 63
4.55.2 Macro Definition Documentation	 . 63
4.55.2.1 I2C_OAR2_ADD2	 . 63
4.55.2.2 I2C_OAR2_ENDUAL	 . 63
4.56 I2C_CR2 Bit Position Definitions	 . 63
4.56.1 Detailed Description	 . 64
4.56.2 Macro Definition Documentation	 . 64
4.56.2.1 I2C_CR2_DMAEN	 . 64
4.56.2.2 I2C_CR2_FREQ	 . 64
4.56.2.3 I2C_CR2_ITBUFEN	 . 64
4.56.2.4 I2C_CR2_ITERREN	 . 64
4.56.2.5 I2C_CR2_ITEVTEN	 . 64
4.56.2.6 I2C_CR2_LAST	 . 64
4.57 I2C_SR1 Bit Position Definitions	 . 65
4.57.1 Detailed Description	 . 65
4.57.2 Macro Definition Documentation	 . 65
4.57.2.1 I2C_SR1_ADD10	 . 65
4.57.2.2 I2C_SR1_ADDR	 . 66
4.57.2.3 I2C_SR1_AF	 . 66
4.57.2.4 I2C_SR1_ARLO	 . 66
4.57.2.5 I2C_SR1_BERR	 . 66
4.57.2.6 I2C_SR1_BTF	 . 66

4.57.2.7 I2C_SR1_OVR	66
4.57.2.8 I2C_SR1_PECERR	66
4.57.2.9 I2C_SR1_RxNE	66
4.57.2.10 I2C_SR1_SB	67
4.57.2.11 I2C_SR1_SMBALERT	67
4.57.2.12 I2C_SR1_STOPF	67
4.57.2.13 I2C_SR1_TIMEOUT	67
4.57.2.14 I2C_SR1_TxE	67
4.58 I2C_SR2 Bit Position Definitions	67
4.58.1 Detailed Description	68
4.58.2 Macro Definition Documentation	68
4.58.2.1 I2C_SR2_BUSY	68
4.58.2.2 I2C_SR2_DUALF	68
4.58.2.3 I2C_SR2_GENCALL	68
4.58.2.4 I2C_SR2_MSL	68
4.58.2.5 I2C_SR2_PEC	69
4.58.2.6 I2C_SR2_SMBDEFAULT	69
4.58.2.7 I2C_SR2_SMBHOST	69
4.58.2.8 I2C_SR2_TRA	69
4.59 I2C_CCR Bit Position Definitions	69
4.59.1 Detailed Description	70
4.59.2 Macro Definition Documentation	70
4.59.2.1 I2C_CCR_CCR	70
4.59.2.2 I2C_CCR_DUTY	70
4.59.2.3 I2C_CCR_FS	70
4.60 I2C_TRISE Bit Position Definitions	70
4.60.1 Detailed Description	71
4.60.2 Macro Definition Documentation	71
4.60.2.1 I2C_TRISE_TRISE	71
4.61 I2C_FLTR Bit Position Definitions	71
4.61.1 Detailed Description	71
4.61.2 Macro Definition Documentation	71
4.61.2.1 I2C_FLTR_ANOFF	72
4.61.2.2 I2C_FLTR_DNF	72
4.62 USART Bit Position Definitions	72
4.62.1 Detailed Description	73
4.63 USART_SR Bit Position Definitions	73
4.63.1 Detailed Description	73
4.63.2 Macro Definition Documentation	73
4.63.2.1 USART_SR_CTS	73
4.63.2.2 USART_SR_FE	74
4.63.2.3 USART SR IDLE	74

4.63.2.4 USART_SR_LBD	74
4.63.2.5 USART_SR_NF	74
4.63.2.6 USART_SR_ORE	74
4.63.2.7 USART_SR_PE	74
4.63.2.8 USART_SR_RXNE	74
4.63.2.9 USART_SR_TC	74
4.63.2.10 USART_SR_TXE	75
4.64 USART_DR Bit Position Definitions	75
4.64.1 Detailed Description	75
4.64.2 Macro Definition Documentation	75
4.64.2.1 USART_DR_DR	75
4.65 USART_BRR Bit Position Definitions	76
4.65.1 Detailed Description	76
4.65.2 Macro Definition Documentation	76
4.65.2.1 USART_BRR_DIV_FRACTION	76
4.65.2.2 USART_BRR_DIV_MANTISSA	76
4.66 USART_CR1 Bit Position Definitions	77
4.66.1 Detailed Description	77
4.66.2 Macro Definition Documentation	77
4.66.2.1 USART_CR1_IDLEIE	77
4.66.2.2 USART_CR1_M	78
4.66.2.3 USART_CR1_OVER8	78
4.66.2.4 USART_CR1_PCE	78
4.66.2.5 USART_CR1_PEIE	78
4.66.2.6 USART_CR1_PS	78
4.66.2.7 USART_CR1_RE	78
4.66.2.8 USART_CR1_RWU	78
4.66.2.9 USART_CR1_RXNEIE	78
4.66.2.10 USART_CR1_SBK	79
4.66.2.11 USART_CR1_TCIE	79
4.66.2.12 USART_CR1_TE	79
4.66.2.13 USART_CR1_TXEIE	79
4.66.2.14 USART_CR1_UE	79
4.66.2.15 USART_CR1_WAKE	79
4.67 USART_CR2 Bit Position Definitions	79
4.67.1 Detailed Description	80
4.67.2 Macro Definition Documentation	80
4.67.2.1 USART_CR2_ADD	80
4.67.2.2 USART_CR2_CLKEN	80
4.67.2.3 USART_CR2_CPHA	80
4.67.2.4 USART_CR2_CPOL	80
4.67.2.5 USART_CR2_LBCL	81

4.67.2.6 USART_CR2_LBDIE	81
4.67.2.7 USART_CR2_LBDL	81
4.67.2.8 USART_CR2_LINEN	81
4.67.2.9 USART_CR2_STOP	81
4.68 USART_CR3 Bit Position Definitions	81
4.68.1 Detailed Description	82
4.68.2 Macro Definition Documentation	82
4.68.2.1 USART_CR3_CTSE	82
4.68.2.2 USART_CR3_CTSIE	82
4.68.2.3 USART_CR3_DMAR	82
4.68.2.4 USART_CR3_DMAT	82
4.68.2.5 USART_CR3_EIE	83
4.68.2.6 USART_CR3_HDSEL	83
4.68.2.7 USART_CR3_IREN	83
4.68.2.8 USART_CR3_IRLP	83
4.68.2.9 USART_CR3_NACK	83
4.68.2.10 USART_CR3_ONEBIT	83
4.68.2.11 USART_CR3_RTSE	83
4.68.2.12 USART_CR3_SCEN	83
4.69 USART_GTPR Bit Position Definitions	84
4.69.1 Detailed Description	84
4.69.2 Macro Definition Documentation	84
4.69.2.1 USART_GTPR_GT	84
4.69.2.2 USART_GTPR_PSC	84
4.70 RCC Bit Position Definitions	85
4.70.1 Detailed Description	86
4.71 RCC_CR Bit Position Definitions	86
4.71.1 Detailed Description	87
4.71.2 Macro Definition Documentation	87
4.71.2.1 RCC_CR_CSSON	87
4.71.2.2 RCC_CR_HSEBYP	87
4.71.2.3 RCC_CR_HSEON	87
4.71.2.4 RCC_CR_HSERDY	87
4.71.2.5 RCC_CR_HSICAL	88
4.71.2.6 RCC_CR_HSION	88
4.71.2.7 RCC_CR_HSIRDY	88
4.71.2.8 RCC_CR_HSITRIM	88
4.71.2.9 RCC_CR_PLLI2SON	88
4.71.2.10 RCC_CR_PLLI2SRDY	88
4.71.2.11 RCC_CR_PLLON	88
4.71.2.12 RCC_CR_PLLRDY	88
4.71.2.13 RCC_CR_PLLSAION	89

4.71.2.14 RCC_CR_PLLSAIRDY	89
4.72 RCC_PLLCFGR Bit Position Definitions	89
4.72.1 Detailed Description	89
4.72.2 Macro Definition Documentation	89
4.72.2.1 RCC_PLLCFGR_PLLM	90
4.72.2.2 RCC_PLLCFGR_PLLN	90
4.72.2.3 RCC_PLLCFGR_PLLP	90
4.72.2.4 RCC_PLLCFGR_PLLQ	90
4.72.2.5 RCC_PLLCFGR_PLLSRC	90
4.73 RCC_CFGR Bit Position Definitions	90
4.73.1 Detailed Description	91
4.73.2 Macro Definition Documentation	91
4.73.2.1 RCC_CFGR_HPRE	91
4.73.2.2 RCC_CFGR_I2SSRC	91
4.73.2.3 RCC_CFGR_MCO1	91
4.73.2.4 RCC_CFGR_MCO1PRE	91
4.73.2.5 RCC_CFGR_MCO2	92
4.73.2.6 RCC_CFGR_MCO2PRE	92
4.73.2.7 RCC_CFGR_PPRE1	92
4.73.2.8 RCC_CFGR_PPRE2	92
4.73.2.9 RCC_CFGR_RTCPRE	92
4.73.2.10 RCC_CFGR_SW	92
4.73.2.11 RCC_CFGR_SWS	92
4.74 RCC_CIR Bit Position Definitions	93
4.74.1 Detailed Description	93
4.74.2 Macro Definition Documentation	93
4.74.2.1 RCC_CIR_CSSF	94
4.74.2.2 RCC_CIR_HSERDYC	94
4.74.2.3 RCC_CIR_HSERDYF	94
4.74.2.4 RCC_CIR_HSERDYIE	94
4.74.2.5 RCC_CIR_HSIRDYC	94
4.74.2.6 RCC_CIR_HSIRDYF	94
4.74.2.7 RCC_CIR_HSIRDYIE	94
4.74.2.8 RCC_CIR_LSERDYC	94
4.74.2.9 RCC_CIR_LSERDYF	95
4.74.2.10 RCC_CIR_LSERDYIE	95
4.74.2.11 RCC_CIR_LSIRDYC	95
4.74.2.12 RCC_CIR_LSIRDYF	95
4.74.2.13 RCC_CIR_LSIRDYIE	95
4.74.2.14 RCC_CIR_PLLI2SRDYC	95
4.74.2.15 RCC_CIR_PLLI2SRDYF	95
4.74.2.16 RCC_CIR_PLLI2SRDYIE	95

4.74.2.17 RCC_CIR_PLLRDYC	96
4.74.2.18 RCC_CIR_PLLRDYF	96
4.74.2.19 RCC_CIR_PLLRDYIE	96
4.74.2.20 RCC_CIR_PLLSAIRDYC	96
4.74.2.21 RCC_CIR_PLLSAIRDYF	96
4.74.2.22 RCC_CIR_PLLSAIRDYIE	96
4.75 RCC_AHB1RSTR Bit Position Definitions	96
4.75.1 Detailed Description	97
4.75.2 Macro Definition Documentation	97
4.75.2.1 RCC_AHB1RSTR_CRC	97
4.75.2.2 RCC_AHB1RSTR_DMA1	97
4.75.2.3 RCC_AHB1RSTR_DMA2	97
4.75.2.4 RCC_AHB1RSTR_ETHMAC	98
4.75.2.5 RCC_AHB1RSTR_GPIOA	98
4.75.2.6 RCC_AHB1RSTR_GPIOB	98
4.75.2.7 RCC_AHB1RSTR_GPIOC	98
4.75.2.8 RCC_AHB1RSTR_GPIOD	98
4.75.2.9 RCC_AHB1RSTR_GPIOE	98
4.75.2.10 RCC_AHB1RSTR_GPIOF	98
4.75.2.11 RCC_AHB1RSTR_GPIOG	98
4.75.2.12 RCC_AHB1RSTR_GPIOH	99
4.75.2.13 RCC_AHB1RSTR_GPIOI	99
4.75.2.14 RCC_AHB1RSTR_OTGHS	99
4.75.2.15 RCC_AHB1RSTR_OTGHSULPI	99
4.76 RCC_AHB2RSTR Bit Position Definitions	99
4.76.1 Detailed Description	100
4.76.2 Macro Definition Documentation	100
4.76.2.1 RCC_AHB2RSTR_CRYP	100
4.76.2.2 RCC_AHB2RSTR_DCMI	100
4.76.2.3 RCC_AHB2RSTR_HASH	100
4.76.2.4 RCC_AHB2RSTR_OTGFS	100
4.76.2.5 RCC_AHB2RSTR_RNG	100
4.77 RCC_AHB3RSTR Bit Position Definitions	101
4.77.1 Detailed Description	101
4.77.2 Macro Definition Documentation	101
4.77.2.1 RCC_AHB3RSTR_FSMC	101
4.78 RCC_APB1RSTR Bit Position Definitions	101
4.78.1 Detailed Description	102
4.78.2 Macro Definition Documentation	102
4.78.2.1 RCC_APB1RSTR_CAN1	102
4.78.2.2 RCC_APB1RSTR_CAN2	102
4.78.2.3 RCC. APRIBSTB. DAC	103

4.78.2.4 RCC_APB1RSTR_I2C1	103
4.78.2.5 RCC_APB1RSTR_I2C2	103
4.78.2.6 RCC_APB1RSTR_I2C3	103
4.78.2.7 RCC_APB1RSTR_PWR	103
4.78.2.8 RCC_APB1RSTR_SPI2	103
4.78.2.9 RCC_APB1RSTR_SPI3	103
4.78.2.10 RCC_APB1RSTR_TIM12	103
4.78.2.11 RCC_APB1RSTR_TIM13	104
4.78.2.12 RCC_APB1RSTR_TIM14	104
4.78.2.13 RCC_APB1RSTR_TIM2	104
4.78.2.14 RCC_APB1RSTR_TIM3	104
4.78.2.15 RCC_APB1RSTR_TIM4	104
4.78.2.16 RCC_APB1RSTR_TIM5	104
4.78.2.17 RCC_APB1RSTR_TIM6	104
4.78.2.18 RCC_APB1RSTR_TIM7	104
4.78.2.19 RCC_APB1RSTR_UART4	105
4.78.2.20 RCC_APB1RSTR_UART5	105
4.78.2.21 RCC_APB1RSTR_UART7	105
4.78.2.22 RCC_APB1RSTR_UART8	105
4.78.2.23 RCC_APB1RSTR_USART2	105
4.78.2.24 RCC_APB1RSTR_USART3	105
4.78.2.25 RCC_APB1RSTR_WWDG	105
4.79 RCC_APB2RSTR Bit Position Definitions	106
4.79.1 Detailed Description	106
4.79.2 Macro Definition Documentation	106
4.79.2.1 RCC_APB2RSTR_ADC	106
4.79.2.2 RCC_APB2RSTR_SDIO	106
4.79.2.3 RCC_APB2RSTR_SPI1	107
4.79.2.4 RCC_APB2RSTR_SYSCFG	107
4.79.2.5 RCC_APB2RSTR_TIM1	107
4.79.2.6 RCC_APB2RSTR_TIM10	107
4.79.2.7 RCC_APB2RSTR_TIM11	107
4.79.2.8 RCC_APB2RSTR_TIM8	107
4.79.2.9 RCC_APB2RSTR_TIM9	107
4.79.2.10 RCC_APB2RSTR_USART1	107
4.79.2.11 RCC_APB2RSTR_USART6	108
4.80 RCC_AHB1LPENR Bit Position Definitions	108
4.80.1 Detailed Description	108
4.80.2 Macro Definition Documentation	108
4.80.2.1 RCC_AHB1LPENR_CRCEN	109
4.80.2.2 RCC_AHB1LPENR_DMA1LPEN	109
4.80.2.3 RCC_AHB1LPENR_DMA2LPEN	109

4.80.2.4 RCC_AHB1LPENR_ETHMACLPEN	109
4.80.2.5 RCC_AHB1LPENR_ETHMACPTPLPEN	109
4.80.2.6 RCC_AHB1LPENR_ETHMACRXLPEN	109
4.80.2.7 RCC_AHB1LPENR_ETHMACTXLPEN	109
4.80.2.8 RCC_AHB1LPENR_GPIOALPEN	109
4.80.2.9 RCC_AHB1LPENR_GPIOBLPEN	110
4.80.2.10 RCC_AHB1LPENR_GPIOCLPEN	110
4.80.2.11 RCC_AHB1LPENR_GPIODLPEN	110
4.80.2.12 RCC_AHB1LPENR_GPIOELPEN	110
4.80.2.13 RCC_AHB1LPENR_GPIOFLPEN	110
4.80.2.14 RCC_AHB1LPENR_GPIOGLPEN	110
4.80.2.15 RCC_AHB1LPENR_GPIOHLPEN	110
4.80.2.16 RCC_AHB1LPENR_GPIOILPEN	110
4.80.2.17 RCC_AHB1LPENR_OTGHSHULPI	111
4.80.2.18 RCC_AHB1LPENR_OTGHSLPEN	111
4.81 RCC_AHB2LPENR Bit Position Definitions	111
4.81.1 Detailed Description	111
4.81.2 Macro Definition Documentation	111
4.81.2.1 RCC_AHB2LPENR_CRYPLPEN	111
4.81.2.2 RCC_AHB2LPENR_DCMILPEN	112
4.81.2.3 RCC_AHB2LPENR_HASHLPEN	112
4.81.2.4 RCC_AHB2LPENR_OTGFSLPEN	112
4.81.2.5 RCC_AHB2LPENR_RNGLPEN	112
4.82 RCC_AHB3LPENR Bit Position Definitions	112
4.82.1 Detailed Description	112
4.82.2 Macro Definition Documentation	113
4.82.2.1 RCC_AHB3LPENR_FSMCLPEN	113
4.83 RCC_APB1LPENR Bit Position Definitions	113
4.83.1 Detailed Description	114
4.83.2 Macro Definition Documentation	114
4.83.2.1 RCC_APB1LPENR_CAN1LPEN	114
4.83.2.2 RCC_APB1LPENR_CAN2LPEN	114
4.83.2.3 RCC_APB1LPENR_DACLPEN	114
4.83.2.4 RCC_APB1LPENR_I2C1LPEN	114
4.83.2.5 RCC_APB1LPENR_I2C2LPEN	114
4.83.2.6 RCC_APB1LPENR_I2C3LPEN	114
4.83.2.7 RCC_APB1LPENR_PWRLPEN	115
4.83.2.8 RCC_APB1LPENR_SPI2LPEN	115
4.83.2.9 RCC_APB1LPENR_SPI3LPEN	115
4.83.2.10 RCC_APB1LPENR_TIM12LPEN	115
4.83.2.11 RCC_APB1LPENR_TIM13LPEN	115
4.83.2.12 RCC_APB1LPENR_TIM14LPEN	115

4.83.2.13 RCC_APB1LPENR_TIM2LPEN	 115
4.83.2.14 RCC_APB1LPENR_TIM3LPEN	 115
4.83.2.15 RCC_APB1LPENR_TIM4LPEN	 116
4.83.2.16 RCC_APB1LPENR_TIM5LPEN	 116
4.83.2.17 RCC_APB1LPENR_TIM6LPEN	 116
4.83.2.18 RCC_APB1LPENR_TIM7LPEN	 116
4.83.2.19 RCC_APB1LPENR_UART4LPEN	 116
4.83.2.20 RCC_APB1LPENR_UART5LPEN	 116
4.83.2.21 RCC_APB1LPENR_UART7LPEN	 116
4.83.2.22 RCC_APB1LPENR_UART8LPEN	 116
4.83.2.23 RCC_APB1LPENR_USART2LPEN	 117
4.83.2.24 RCC_APB1LPENR_USART3LPEN	 117
4.83.2.25 RCC_APB1LPENR_WWDGLPEN	 117
4.84 RCC_APB2LPENR Bit Position Definitions	 117
4.84.1 Detailed Description	 118
4.84.2 Macro Definition Documentation	 118
4.84.2.1 RCC_APB2LPENR_ADCLPEN	 118
4.84.2.2 RCC_APB2LPENR_SDIOLPEN	 118
4.84.2.3 RCC_APB2LPENR_SPI1LPEN	 118
4.84.2.4 RCC_APB2LPENR_SYSCFGLPEN	 118
4.84.2.5 RCC_APB2LPENR_TIM10LPEN	 118
4.84.2.6 RCC_APB2LPENR_TIM11LPEN	 118
4.84.2.7 RCC_APB2LPENR_TIM1LPEN	 119
4.84.2.8 RCC_APB2LPENR_TIM8LPEN	 119
4.84.2.9 RCC_APB2LPENR_TIM9LPEN	 119
4.84.2.10 RCC_APB2LPENR_USART1LPEN	 119
4.84.2.11 RCC_APB2LPENR_USART6LPEN	 119
4.85 RCC_BDCR Bit Position Definitions	 119
4.85.1 Detailed Description	 120
4.85.2 Macro Definition Documentation	 120
4.85.2.1 RCC_BDCR_BDRST	 120
4.85.2.2 RCC_BDCR_LSEBYP	 120
4.85.2.3 RCC_BDCR_LSEON	 120
4.85.2.4 RCC_BDCR_LSERDY	 120
4.85.2.5 RCC_BDCR_RTCEN	 120
4.85.2.6 RCC_BDCR_RTCSEL	 121
4.86 RCC_CSR Bit Position Definitions	 121
4.86.1 Detailed Description	 121
4.86.2 Macro Definition Documentation	 121
4.86.2.1 RCC_CSR_IWDGRSTF	 121
4.86.2.2 RCC_CSR_LPWRRSTF	 122
4.86.2.3 RCC_CSR_LSION	 122

4.86.2.4 RCC_CSR_LSIRDY
4.86.2.5 RCC_CSR_OBLRSTF
4.86.2.6 RCC_CSR_PINRSTF
4.86.2.7 RCC_CSR_PORRSTF
4.86.2.8 RCC_CSR_RMVF
4.86.2.9 RCC_CSR_SFTRSTF
4.86.2.10 RCC_CSR_WWDGRSTF
4.87 RCC_SSCGR Bit Position Definitions
4.87.1 Detailed Description
4.87.2 Macro Definition Documentation
4.87.2.1 RCC_SSCGR_INCSTEP
4.87.2.2 RCC_SSCGR_MODPER
4.87.2.3 RCC_SSCGR_SPREADSEL
4.87.2.4 RCC_SSCGR_SSCGEN
4.88 RCC_PLLI2SCFGR Bit Position Definitions
4.88.1 Detailed Description
4.88.2 Macro Definition Documentation
4.88.2.1 RCC_PLLI2SCFGR_PLLI2SN
4.88.2.2 RCC_PLLI2SCFGR_PLLI2SR
4.89 Generic Macros
4.89.1 Detailed Description
4.89.2 Macro Definition Documentation
4.89.2.1 DISABLE
4.89.2.2 ENABLE
4.89.2.3 FLAG_RESET
4.89.2.4 FLAG_SET
4.89.2.5 GPIO_PIN_RESET
4.89.2.6 GPIO_PIN_SET
4.89.2.7 RESET
4.89.2.8 SET
4.90 GPIO Driver
4.90.1 Detailed Description
4.90.2 Variable Documentation
4.90.2.1 GPIO_PinAltFunMode
4.90.2.2 GPIO_PinConfig
4.90.2.3 GPIO_PinMode
4.90.2.4 GPIO_PinNumber
4.90.2.5 GPIO_PinPinOPType
4.90.2.6 GPIO_PinPuPdControl
4.90.2.7 GPIO_PinSpeed
4.90.2.8 pGPlOx
4.91 GPIO Macros

4.91.1 Detailed Description
4.92 GPIO Pin Numbers
4.92.1 Detailed Description
4.93 GPIO Pin Modes
4.93.1 Detailed Description
4.93.2 Macro Definition Documentation
4.93.2.1 GPIO_MODE_ALTFN
4.93.2.2 GPIO_MODE_ANALOG
4.93.2.3 GPIO_MODE_IN
4.93.2.4 GPIO_MODE_IT_FT
4.93.2.5 GPIO_MODE_IT_RFT
4.93.2.6 GPIO_MODE_IT_RT
4.93.2.7 GPIO_MODE_OUT
4.94 GPIO Output Speeds
4.94.1 Detailed Description
4.94.2 Macro Definition Documentation
4.94.2.1 GPIO_SPEED_FAST
4.94.2.2 GPIO_SPEED_HIGH
4.94.2.3 GPIO_SPEED_LOW
4.94.2.4 GPIO_SPEED_MEDIUM
4.95 GPIO Pull-up/Pull-down Configurations
4.95.1 Detailed Description
4.95.2 Macro Definition Documentation
4.95.2.1 GPIO_NO_PUPD
4.95.2.2 GPIO_PIN_PD
4.95.2.3 GPIO_PIN_PU
4.96 GPIO Output Types
4.96.1 Detailed Description
4.96.2 Macro Definition Documentation
4.96.2.1 GPIO_OP_TYPE_OD
4.96.2.2 GPIO_OP_TYPE_PP
4.97 GPIO APIs
4.97.1 Detailed Description
4.97.2 Function Documentation
4.97.2.1 GPIO_DeInit()
4.97.2.2 GPIO_Init()
4.97.2.3 GPIO_IRQHandling()
4.97.2.4 GPIO_IRQInterruptConfig()
4.97.2.5 GPIO_IRQPriorityConfig()
4.97.2.6 GPIO_PeripheralClockControl()
4.97.2.7 GPIO_ReadFromInputPin()
4.97.2.8 GPIO_ReadFromInputPort()

4.97.2.9 GPIO_ToggleOutputPin()
4.97.2.10 GPIO_WriteToOutputPin()
4.97.2.11 GPIO_WriteToOutputPort()
4.98 I2C Driver
4.98.1 Detailed Description
4.99 I2C Macros
4.99.1 Detailed Description
4.100 I2C Application States
4.100.1 Detailed Description
4.100.2 Macro Definition Documentation
4.100.2.1 I2C_BUSY_IN_RX
4.100.2.2 I2C_BUSY_IN_TX
4.100.2.3 I2C_READY
4.101 I2C Serial Clock Speed Options
4.101.1 Detailed Description
4.101.2 Macro Definition Documentation
4.101.2.1 I2C_SC_SPEED_FM2K
4.101.2.2 I2C_SC_SPEED_FM4K
4.101.2.3 I2C_SC_SPEED_SM
4.102 I2C ACK Control Options
4.102.1 Detailed Description
4.102.2 Macro Definition Documentation
4.102.2.1 I2C_ACK_DISABLE
4.102.2.2 I2C_ACK_ENABLE
4.103 I2C Fast Mode Duty Cycle Options
4.103.1 Detailed Description
4.103.2 Macro Definition Documentation
4.103.2.1 I2C_FM_DUTY_16_9
4.103.2.2 I2C_FM_DUTY_2
4.104 I2C Status Flags
4.104.1 Detailed Description
4.104.2 Macro Definition Documentation
4.104.2.1 I2C_FLAG_ADD10
4.104.2.2 I2C_FLAG_ADDR
4.104.2.3 I2C_FLAG_AF
4.104.2.4 I2C_FLAG_ARLO
4.104.2.5 I2C_FLAG_BERR
4.104.2.6 I2C_FLAG_BTF
4.104.2.7 I2C_FLAG_OVR
4.104.2.8 I2C_FLAG_PECERR
4.104.2.9 I2C_FLAG_RxNE
4.104.2.10 I2C FLAG SB

4.104.2.11 I2C_FLAG_SMBALERT	149
4.104.2.12 I2C_FLAG_STOPF	149
4.104.2.13 I2C_FLAG_TIMEOUT	149
4.104.2.14 I2C_FLAG_TxE	149
4.105 I2C Repeated Start Macros	150
4.105.1 Detailed Description	150
4.105.2 Macro Definition Documentation	150
4.105.2.1 I2C_DISABLE_SR	150
4.105.2.2 I2C_ENABLE_SR	150
4.106 I2C Application Event Macros	151
4.106.1 Detailed Description	151
4.106.2 Macro Definition Documentation	151
4.106.2.1 I2C_ERROR_AF	151
4.106.2.2 I2C_ERROR_ARLO	151
4.106.2.3 I2C_ERROR_BERR	152
4.106.2.4 I2C_ERROR_OVR	152
4.106.2.5 I2C_ERROR_TIMEOUT	152
4.106.2.6 I2C_EV_DATA_RCV	152
4.106.2.7 I2C_EV_DATA_REQ	152
4.106.2.8 I2C_EV_RX_CMPLT	152
4.106.2.9 I2C_EV_STOP	152
4.106.2.10 I2C_EV_TX_CMPLT	152
4.107 I2C APIs	153
4.107.1 Detailed Description	154
4.107.2 Function Documentation	154
4.107.2.1 I2C_ApplicationEventCallback()	154
4.107.2.2 I2C_CloseReceiveData()	155
4.107.2.3 I2C_CloseSendData()	155
4.107.2.4 I2C_DeInit()	155
4.107.2.5 I2C_ER_IRQHandling()	156
4.107.2.6 I2C_EV_IRQHandling()	156
4.107.2.7 I2C_GenerateStopCondition()	157
4.107.2.8 I2C_GetFlagStatus()	157
4.107.2.9 I2C_Init()	158
4.107.2.10 I2C_IRQInterruptConfig()	158
4.107.2.11 I2C_IRQPriorityConfig()	158
4.107.2.12 I2C_ManageAcking()	159
4.107.2.13 I2C_MasterReceiveData()	159
4.107.2.14 I2C_MasterReceiveDataIT()	160
4.107.2.15 I2C_MasterSendData()	161
4.107.2.16 I2C_MasterSendDataIT()	161
4.107.2.17 I2C PeriClockControl()	162

4.107.2.18 I2C_PeripheralControl()	33
4.107.2.19 I2C_SlaveEnableDisableCallbackEvents()	33
4.107.2.20 I2C_SlaveReceiveData()	34
4.107.2.21 I2C_SlaveSendData()	34
4.108 SPI Driver	35
4.108.1 Detailed Description	36
4.108.2 Variable Documentation	36
4.108.2.1 pRxBuffer	36
4.108.2.2 pSPIx	36
4.108.2.3 pTxBuffer	36
4.108.2.4 RxLen	36
4.108.2.5 RxState	36
4.108.2.6 SPI_BusConfig	36
4.108.2.7 SPI_Config	37
4.108.2.8 SPI_CPHA	37
4.108.2.9 SPI_CPOL	37
4.108.2.10 SPI_DeviceMode	37
4.108.2.11 SPI_DFF	37
4.108.2.12 SPI_SclkSpeed	37
4.108.2.13 SPI_SSM	37
4.108.2.14 TxLen	37
4.108.2.15 TxState	38
4.109 SPI APIs	38
4.109.1 Detailed Description	39
4.109.2 Function Documentation	39
4.109.2.1 SPI_ApplicationEventCallback()	39
4.109.2.2 SPI_ClearOVRFlag()	39
4.109.2.3 SPI_CloseReception()	70
4.109.2.4 SPI_CloseTransmission()	70
4.109.2.5 SPI_DeInit()	70
4.109.2.6 SPI_GetFlagStatus()	
4.109.2.7 SPI_Init()	71
4.109.2.8 SPI_IRQHandling()	71
4.109.2.9 SPI_IRQinterruptConfig()	72
4.109.2.10 SPI_IRQperiorityConfig()	72
4.109.2.11 SPI_PeripheralClockControl()	72
4.109.2.12 SPI_PeripheralControl()	72
4.109.2.13 SPI_ReceiveData()	
4.109.2.14 SPI_ReceiveDataIT()	
4.109.2.15 SPI_SendData()	
4.109.2.16 SPI_SendDataIT()	
4.109.2.17 SPI_SSIConfig()	75

4.109.2.18 SPI_SSOEConfig()
4.110 SPI Macros
4.110.1 Detailed Description
4.111 SPI Application States
4.111.1 Detailed Description
4.111.2 Macro Definition Documentation
4.111.2.1 SPI_BUSY_IN_RX
4.111.2.2 SPI_BUSY_IN_TX
4.111.2.3 SPI_DEVICE_MODE_MASTER
4.111.2.4 SPI_DEVICE_MODE_SLAVE
4.111.2.5 SPI_READY
4.112 SPI ACK Control Options
4.112.1 Detailed Description
4.112.2 Macro Definition Documentation
4.112.2.1 SPI_BUS_CONFIG_FULL_DUPLEX
4.112.2.2 SPI_BUS_CONFIG_HALF_DUPLEX
4.112.2.3 SPI_BUS_CONFIG_SIMPLEX_RX_ONLY
4.113 SPI Serial Clock Speed Options
4.113.1 Detailed Description
4.113.2 Macro Definition Documentation
4.113.2.1 SPI_SCLK_SPEED_DIV128
4.113.2.2 SPI_SCLK_SPEED_DIV16
4.113.2.3 SPI_SCLK_SPEED_DIV2
4.113.2.4 SPI_SCLK_SPEED_DIV256
4.113.2.5 SPI_SCLK_SPEED_DIV32
4.113.2.6 SPI_SCLK_SPEED_DIV4
4.113.2.7 SPI_SCLK_SPEED_DIV64
4.113.2.8 SPI_SCLK_SPEED_DIV8
4.114 SPI Data Frame Format Options
4.114.1 Detailed Description
4.114.2 Macro Definition Documentation
4.114.2.1 SPI_DFF_16BITS
4.114.2.2 SPI_DFF_8BITS
4.115 SPI Clock Polarity Options
4.115.1 Detailed Description
4.115.2 Macro Definition Documentation
4.115.2.1 SPI_CPOL_HIGH
4.115.2.2 SPI_CPOL_LOW
4.116 SPI Clock Phase Options
4.116.1 Detailed Description
4.116.2 Macro Definition Documentation
Λ 116 2 1 SPL CPHA HIGH

4.116.2.2 SPI_CPHA_LOW
4.117 SPI Slave Select Management Options
4.117.1 Detailed Description
4.117.2 Macro Definition Documentation
4.117.2.1 SPI_SSM_DI
4.117.2.2 SPI_SSM_EN
4.118 SPI Status Flags
4.118.1 Detailed Description
4.118.2 Macro Definition Documentation
4.118.2.1 SPI_BUSY_FLAG
4.118.2.2 SPI_CHSIDE_FLAG
4.118.2.3 SPI_CRCERR_FLAG
4.118.2.4 SPI_FRE_FLAG
4.118.2.5 SPI_MODF_FLAG
4.118.2.6 SPI_OVR_FLAG
4.118.2.7 SPI_RXNE_FLAG
4.118.2.8 SPI_TXE_FLAG
4.118.2.9 SPI_UDR_FLAG
4.119 SPI Application Events
4.119.1 Detailed Description
4.119.2 Macro Definition Documentation
4.119.2.1 SPI_EVENT_CRC_ERR
4.119.2.2 SPI_EVENT_OVR_ERR
4.119.2.3 SPI_EVENT_RX_CMPLT
4.119.2.4 SPI_EVENT_TX_CMPLT
4.120 SPI Communication CMDs
4.120.1 Detailed Description
4.120.2 Macro Definition Documentation
4.120.2.1 CMD_ID_READ
4.120.2.2 CMD_LED_CTRL
4.120.2.3 CMD_LED_READ
4.120.2.4 CMD_PRINT
4.120.2.5 CMD_SENSOR_READ
4.121 LED Control Macros
4.121.1 Detailed Description
4.121.2 Macro Definition Documentation
4.121.2.1 LED_OFF
4.121.2.2 LED_ON
4.121.2.3 LED_PIN
4.122 Arduino Analog Pins
4.122.1 Detailed Description
4 122 2 Macro Definition Documentation

4.122.2.1 ANALOG_PIN0
4.122.2.2 ANALOG_PIN1
4.122.2.3 ANALOG_PIN2
4.122.2.4 ANALOG_PIN3
4.122.2.5 ANALOG_PIN4
4.123 USART Driver
4.123.1 Detailed Description
4.124 USART APIs
4.124.1 Detailed Description
4.124.2 Function Documentation
4.124.2.1 USART_ApplicationEventCallback()
4.124.2.2 USART_ClearEventErrFlag()
4.124.2.3 USART_ClearFlag()
4.124.2.4 USART_CloseReception()
4.124.2.5 USART_CloseTransmission()
4.124.2.6 USART_Delnit()
4.124.2.7 USART_GetFlagStatus()
4.124.2.8 USART_Init()
4.124.2.9 USART_IRQHandling()
4.124.2.10 USART_IRQInterruptConfig()
4.124.2.11 USART_IRQPriorityConfig()
4.124.2.12 USART_PeripheralClockControl()
4.124.2.13 USART_PeripheralControl()
4.124.2.14 USART_ReceiveData()
4.124.2.15 USART_ReceiveDataIT()
4.124.2.16 USART_SendData()
4.124.2.17 USART_SendDataIT()
4.124.2.18 USART_SetBaudRate()
4.125 USART Macros
4.125.1 Detailed Description
4.126 USART Transmission Modes
4.126.1 Detailed Description
4.126.2 Macro Definition Documentation
4.126.2.1 USART_MODE_ONLY_RX
4.126.2.2 USART_MODE_ONLY_TX
4.126.2.3 USART_MODE_TXRX
4.127 USART Baud Rates
4.127.1 Detailed Description
4.128 USART Parity Control
4.128.1 Detailed Description
4.128.2 Macro Definition Documentation
4.128.2.1 USART PARITY DISABLE

4.128.2.2 USART PARITY EN EVEN
4.128.2.3 USART_PARITY_EN_ODD
4.129 USART Word Lengths
4.129.1 Detailed Description
4.129.2 Macro Definition Documentation
4.129.2.1 USART_WORDLEN_8BITS
4.129.2.2 USART_WORDLEN_9BITS
4.130 USART Stop Bits
4.130.1 Detailed Description
4.130.2 Macro Definition Documentation
4.130.2.1 USART_STOPBITS_0_5
4.130.2.2 USART_STOPBITS_1
4.130.2.3 USART_STOPBITS_1_5
4.130.2.4 USART_STOPBITS_2
4.131 USART Hardware Flow Control
4.131.1 Detailed Description
4.131.2 Macro Definition Documentation
4.131.2.1 USART_HW_FLOW_CTRL_CTS
4.131.2.2 USART_HW_FLOW_CTRL_CTS_RTS
4.131.2.3 USART_HW_FLOW_CTRL_NONE
4.131.2.4 USART_HW_FLOW_CTRL_RTS
4.132 USART Status Flags
4.132.1 Detailed Description
4.132.2 Macro Definition Documentation
4.132.2.1 USART_FLAG_FE
4.132.2.2 USART_FLAG_IDLE
4.132.2.3 USART_FLAG_NE
4.132.2.4 USART_FLAG_ORE
4.132.2.5 USART_FLAG_PE
4.132.2.6 USART_FLAG_RXNE
4.132.2.7 USART_FLAG_TC
4.132.2.8 USART_FLAG_TXE
4.133 USART Application States
4.133.1 Detailed Description
4.133.2 Macro Definition Documentation
4.133.2.1 USART_BUSY_IN_RX
4.133.2.2 USART_BUSY_IN_TX
4.133.2.3 USART_READY
4.134 USART Application Events
4.134.1 Detailed Description
4.134.2 Macro Definition Documentation
4.134.2.1 USART_FRR_FF

5.7 I2C_RegDef_t Struct Reference	219
5.7.1 Detailed Description	219
5.7.2 Member Data Documentation	219
5.7.2.1 CCR	219
5.7.2.2 CR1	219
5.7.2.3 CR2	219
5.7.2.4 DR	220
5.7.2.5 FLTR	220
5.7.2.6 OAR1	220
5.7.2.7 OAR2	220
5.7.2.8 SR1	220
5.7.2.9 SR2	220
5.7.2.10 TRISE	220
5.8 RCC_RegDef_t Struct Reference	221
5.8.1 Detailed Description	221
5.8.2 Member Data Documentation	221
5.8.2.1 AHB1ENR	222
5.8.2.2 AHB1LPENR	222
5.8.2.3 AHB1RSTR	222
5.8.2.4 AHB2ENR	222
5.8.2.5 AHB2LPENR	222
5.8.2.6 AHB2RSTR	222
5.8.2.7 AHB3ENR	222
5.8.2.8 AHB3LPENR	222
5.8.2.9 AHB3RSTR	223
5.8.2.10 APB1ENR	223
5.8.2.11 APB1LPENR	223
5.8.2.12 APB1RSTR	223
5.8.2.13 APB2ENR	223
5.8.2.14 APB2LPENR	223
5.8.2.15 APB2RSTR	223
5.8.2.16 BDCR	223
5.8.2.17 CFGR	224
5.8.2.18 CIR	224
5.8.2.19 CKGATENR	224
5.8.2.20 CR	224
5.8.2.21 CSR	224
5.8.2.22 DCKCFGR	224
5.8.2.23 DCKCFGR2	224
5.8.2.24 PLLCFGR	224
5.8.2.25 PLLI2SCFGR	225
5.8.2.26 PLLSAICFGR	225

5.8.2.27 SSCGR	25
5.9 RTC_date_t Struct Reference	25
5.9.1 Detailed Description	25
5.9.2 Member Data Documentation	25
5.9.2.1 date	26
5.9.2.2 day	26
5.9.2.3 month	26
5.9.2.4 year	26
5.10 RTC_time_t Struct Reference	26
5.10.1 Detailed Description	26
5.10.2 Member Data Documentation	27
5.10.2.1 hours	27
5.10.2.2 minutes	27
5.10.2.3 seconds	27
5.10.2.4 time_format	27
5.11 SPI_Config_t Struct Reference	27
5.11.1 Detailed Description	28
5.12 SPI_Handle_t Struct Reference	28
5.12.1 Detailed Description	28
5.13 SPI_RegDef_t Struct Reference	29
5.13.1 Detailed Description	29
5.14 SYSCFG_RegDef_t Struct Reference	29
5.14.1 Detailed Description	29
5.14.2 Member Data Documentation	30
5.14.2.1 CFGR	30
5.14.2.2 CMPCR	30
5.14.2.3 EXTICR	30
5.14.2.4 MEMRMP	30
5.14.2.5 PMC	30
5.14.2.6 RESERVED1	30
5.14.2.7 RESERVED2	30
5.15 USART_Config_t Struct Reference	31
5.15.1 Detailed Description	31
5.15.2 Member Data Documentation	31
5.15.2.1 USART_Baud	31
5.15.2.2 USART_HWFlowControl	31
5.15.2.3 USART_Mode	31
5.15.2.4 USART_NoOfStopBits	31
5.15.2.5 USART_ParityControl	32
5.15.2.6 USART_WordLength	32
5.16 USART_Handle_t Struct Reference	32
5 16 1 Detailed Description	33

5.16.2 Member Data Documentation	 233
5.16.2.1 pRxBuffer	 233
5.16.2.2 pTxBuffer	 233
5.16.2.3 pUSARTx	 233
5.16.2.4 RxBusyState	 233
5.16.2.5 RxLen	 233
5.16.2.6 TxBusyState	 233
5.16.2.7 TxLen	 234
5.16.2.8 USART_Config	 234
5.17 USART_RegDef_t Struct Reference	 234
5.17.1 Detailed Description	 234
6 File Documentation	235
6.1 bsp/ds1307.c File Reference	 235
6.1.1 Detailed Description	 236
6.2 bsp/ds1307.h File Reference	 236
6.2.1 Detailed Description	 238
6.3 bsp/keypad.c File Reference	 238
6.3.1 Detailed Description	 239
6.3.2 Variable Documentation	 239
6.3.2.1 Keypad	 239
6.4 bsp/keypad.h File Reference	 240
6.4.1 Detailed Description	 240
6.5 bsp/lcd.c File Reference	 241
6.5.1 Detailed Description	 241
6.6 bsp/lcd.h File Reference	 242
6.6.1 Detailed Description	 243
6.7 drivers/Inc/stm32f407xx.h File Reference	 244
6.7.1 Detailed Description	 255
6.8 drivers/Inc/stm32f407xx_gpio_driver.h File Reference	 255
6.8.1 Detailed Description	 257
6.9 drivers/Inc/stm32f407xx_i2c_driver.h File Reference	 257
6.9.1 Detailed Description	 260
6.10 drivers/Inc/stm32f407xx_rcc_driver.h File Reference	 260
6.10.1 Detailed Description	 261
6.10.2 Function Documentation	 261
6.10.2.1 RCC_GetPCLK1Value()	 261
6.10.2.2 RCC_GetPCLK2Value()	 262
6.10.2.3 RCC_GetPLLOutputClock()	 262
6.11 drivers/Inc/stm32f407xx_spi_driver.h File Reference	 262
6.11.1 Detailed Description	 265
6.12 drivers/Inc/stm32f407xx usart driver.h File Reference	 265

6.12.1 Detailed Description	37
6.13 drivers/Src/stm32f407xx_gpio_driver.c File Reference	38
6.13.1 Detailed Description	39
6.14 drivers/Src/stm32f407xx_i2c_driver.c File Reference	39
6.14.1 Detailed Description	71
6.15 drivers/Src/stm32f407xx_rcc_driver.c File Reference	71
6.15.1 Detailed Description	72
6.15.2 Function Documentation	72
6.15.2.1 RCC_GetPCLK1Value()	72
6.15.2.2 RCC_GetPCLK2Value()	73
6.15.2.3 RCC_GetPLLOutputClock()	73
6.16 drivers/Src/stm32f407xx_spi_driver.c File Reference	73
6.16.1 Detailed Description	74
6.17 drivers/Src/stm32f407xx_usart_driver.c File Reference	75
6.17.1 Detailed Description	76
6.18 Src/001led_Toggle.c File Reference	76
6.18.1 Detailed Description	77
6.18.2 Function Documentation	77
6.18.2.1 main()	77
6.19 Src/003led_Button_ext.c File Reference	77
6.19.1 Detailed Description	78
6.20 Src/004gpio_freq.c File Reference	78
6.20.1 Detailed Description	79
6.21 Src/005Button_interrupt.c File Reference	79
6.21.1 Detailed Description	30
6.22 Src/005Button_interrupt_ext.c File Reference	30
6.22.1 Detailed Description	30
6.23 Src/006spi_tx_tesing.c File Reference	31
6.23.1 Detailed Description	31
6.24 Src/007spi_txonly_arduino.c File Reference	31
6.24.1 Detailed Description	32
6.25 Src/008spi_cmd_handling.c File Reference	32
6.25.1 Detailed Description	33
6.25.2 Macro Definition Documentation	33
6.25.2.1 ANALOG_PIN0	33
6.25.2.2 ANALOG_PIN1	33
6.25.2.3 ANALOG_PIN2	33
6.25.2.4 ANALOG_PIN3	34
6.25.2.5 ANALOG_PIN4	34
6.25.2.6 CMD_ID_READ	34
6.25.2.7 CMD_LED_CTRL	34
6.25.2.8 CMD_LED_READ	34

297

6.25.2.9 CMD_PRINT
6.25.2.10 CMD_SENSOR_READ
6.25.2.11 LED_OFF
6.25.2.12 LED_ON
6.25.2.13 LED_PIN
6.26 Src/009spi_message_rcv_it.c File Reference
6.26.1 Detailed Description
6.27 Src/010i2c_master_tx_testing.c File Reference
6.27.1 Detailed Description
6.28 Src/011i2c_master_rx_testing.c File Reference
6.28.1 Detailed Description
6.29 Src/012i2c_master_rx_testingIT.c File Reference
6.29.1 Detailed Description
6.30 Src/013i2c_slave_tx_string.c File Reference
6.30.1 Detailed Description
6.31 Src/014i2c_slave_tx_string2.c File Reference
6.31.1 Detailed Description
6.32 Src/015uart_tx.c File Reference
6.32.1 Detailed Description
6.33 Src/016uart_tx_it.c File Reference
6.33.1 Detailed Description
6.34 Src/syscalls.c File Reference
6.34.1 Detailed Description
6.35 Src/sysmem.c File Reference
6.35.1 Detailed Description
6.35.2 Function Documentation
6.35.2.1 _sbrk()

Index

## **Chapter 1**

## **Module Index**

## 1.1 Modules

Here is a list of all modules:

DS1307 RTC Driver	9
DS1307 Macros	. 10
DS1307 Configurable Items	. 11
Register Addresses	. 11
Time Formats	. 12
Days of the Week	. 12
DS1307 APIs	. 13
KEYPAD Driver	15
LCD Driver	16
LCD Macros	. 17
Application Configurable Items	. 17
LCD Commands	. 18
LCD APIs	. 19
STM32F407xx MCU Header File	22
Definitions and Macros	. 24
NVIC ISERx Registers	. 24
NVIC ICERx Registers	. 25
NVIC Priority Registers Base Address	
Priority Bits Implemented	. 26
Memory Base Addresses	. 26
Peripheral Base Addresses	. 28
Peripheral Base Addresses	. 28
Peripheral Base Addresses on APB1 Bus	
Peripheral Base Addresses on APB2 Bus	. 34
Peripheral Register Definitions	. 35
Peripheral Definitions	. 36
Clock Enable Macros	. 37
Clock Enable GPIO Clocks	. 38
Clock Enable I2C Clocks	. 38
Clock Enable SPI Clocks	. 39
Clock Enable USART Clocks	. 39
Clock Enable SYSCFG Clocks	. 40
Clock Disable Macros	. 41
Disable clock for GPIOx peripherals	. 41
Clock Enable USART Clocks	. 39 . 40 . 41

2 Module Index

Disable clock for I2Cx peripherals	
Disable clock for SPIx peripherals	
Disable clock for USARTx peripherals	
Disable clock for SYSCFG peripherals	
Reset Peripherals Macros	44
Reset GPIOx Peripherals	44
Reset I2Cx Peripherals	45
Reset SPIx Peripherals	
Reset USARTx Peripherals	46
GPIO Base Address to Code Conversion Macros	47
IRQ Numbers Macros	48
EXTI (External Interrupt) IRQ Numbers	49
NVIC Priority Levels Macros	50
SPI Bit Position Definitions	50
SPI_CR1 Bit Position Definitions	51
SPI_CR2 Bit Position Definitions	54
SPI_SR Bit Position Definitions	55
I2C Bit Position Definitions	57
I2C CR1 Bit Position Definitions	59
I2C_OAR1 Bit Position Definitions	
I2C OAR2 Bit Position Definitions	
I2C_CR2 Bit Position Definitions	63
I2C_SR1 Bit Position Definitions	65
I2C_SR2 Bit Position Definitions	67
I2C_CCR Bit Position Definitions	69
I2C_TRISE Bit Position Definitions	70
I2C_FLTR Bit Position Definitions	71
USART Bit Position Definitions	72
USART_SR Bit Position Definitions	73
USART_DR Bit Position Definitions	75
USART_BRR Bit Position Definitions	76
USART_CR1 Bit Position Definitions	77
USART_CR2 Bit Position Definitions	79
USART_CR3 Bit Position Definitions	81
USART_GTPR Bit Position Definitions	84
RCC Bit Position Definitions	85
RCC_CR Bit Position Definitions	86
RCC_PLLCFGR Bit Position Definitions	89
RCC_CFGR Bit Position Definitions	90
RCC_CIR Bit Position Definitions	93
RCC_AHB1RSTR Bit Position Definitions	
RCC_AHB2RSTR Bit Position Definitions	
RCC_AHB3RSTR Bit Position Definitions	
RCC_APB1RSTR Bit Position Definitions	101
RCC_APB2RSTR Bit Position Definitions	
RCC_AHB1LPENR Bit Position Definitions	
RCC_AHB2LPENR Bit Position Definitions	
RCC_AHB3LPENR Bit Position Definitions	
RCC_APB1LPENR Bit Position Definitions	
RCC_APB2LPENR Bit Position Definitions	
RCC_BDCR Bit Position Definitions	
RCC_CSR Bit Position Definitions	
RCC_SSCGR Bit Position Definitions	
RCC_PLLI2SCFGR Bit Position Definitions	
Generic Macros	
GPIO Driver	
GPIO Macros	129

1.1 Modules 3

GPIO Pin Numbers
GPIO Pin Modes
GPIO Output Speeds
GPIO Pull-up/Pull-down Configurations
GPIO Output Types
GPIO APIs
I2C Driver
I2C Macros
I2C Application States
I2C Serial Clock Speed Options
I2C ACK Control Options
I2C Fast Mode Duty Cycle Options
I2C Status Flags
I2C Repeated Start Macros
I2C Application Event Macros
I2C APIs
SPI Driver
SPI APIs
SPI Macros
SPI Application States
SPI ACK Control Options
SPI Serial Clock Speed Options
SPI Data Frame Format Options
SPI Clock Polarity Options
SPI Clock Phase Options
SPI Slave Select Management Options
SPI Status Flags
SPI Application Events
SPI Communication CMDs
LED Control Macros
Arduino Analog Pins
USART Driver
USART APIs
USART Macros
USART Transmission Modes
USART Baud Rates
USART Parity Control
USART Word Lengths
USART Stop Bits
USART Hardware Flow Control
USART Status Flags
USART Application States
USART Application Events
SPI Private Helper Functions
USART Private Helper Functions

4 Module Index

# Chapter 2

# **Class Index**

# 2.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

EXTI_RegDef_t	
EXTI peripheral register definition structure	213
GPIO_Handle_t	
Handle structure for GPIO pin	214
GPIO_PinConfig_t	
Configuration structure for GPIO pin	215
GPIO_RegDef_t	
GPIO peripheral register definition structure	215
I2C_Config_t	
Configuration structure for I2C peripheral	217
I2C_Handle_t	
Handle structure for I2C peripheral	218
I2C_RegDef_t	040
I2C peripheral register definition structure	219
RCC_RegDef_t	001
RCC peripheral register definition structure	221
PTC_date_t  Data structure for holding date information	225
RTC_time_t	220
Data structure for holding time information	226
SPI_Config_t	
Configuration structure for SPI peripheral	227
SPI Handle t	
Handle structure for SPI peripheral	228
SPI RegDef t	
SPI peripheral register definition structure	229
SYSCFG_RegDef_t	
SYSCFG peripheral register definition structure	229
USART_Config_t	
Configuration structure for USART (Universal Synchronous Asynchronous Receiver Transmitter)	
peripheral	231
USART_Handle_t	
Handle structure for USART peripheral	232
USART_RegDef_t	
USART peripheral register definition structure	234

6 Class Index

# **Chapter 3**

# File Index

# 3.1 File List

Here is a list of all documented files with brief descriptions:

bsp/ds1307.c	
This file contains the implementation of functions for interfacing with a DS1307 Real-Time Clock (RTC) module	235
bsp/ds1307.h	
This file contains definitions and function prototypes for interfacing with a DS1307 Real-Time Clock (RTC) module	236
bsp/keypad.c	
Source file containing functions for interfacing with a keypad	238
bsp/keypad.h	
Header file containing definitions and function prototypes for interfacing with a keypad	240
bsp/lcd.c	
This file contains the driver implementation for controlling an LCD (Liquid Crystal Display)	241
bsp/lcd.h	
This file contains definitions and function prototypes for interfacing with an LCD (Liquid Crystal Display)	242
drivers/Inc/stm32f407xx.h	
Header file containing all the necessary information about the STM32F407xx MCU	244
drivers/Inc/stm32f407xx_gpio_driver.h	
This file contains the GPIO driver API declarations for the STM32F407xx MCU	255
drivers/Inc/stm32f407xx_i2c_driver.h	
This file contains definitions and functions prototypes for the STM32F407xx I2C driver $\dots$	257
drivers/Inc/stm32f407xx_rcc_driver.h	
This file contains definitions and functions prototypes for the STM32F407xx SPI driver	260
drivers/Inc/stm32f407xx_spi_driver.h	
This file contains definitions and functions prototypes for the STM32F407xx SPI driver	262
drivers/Inc/stm32f407xx_usart_driver.h	
This file contains definitions and functions prototypes for the STM32F407xx USART driver	265
drivers/Src/stm32f407xx_gpio_driver.c	
This file contains the GPIO driver implementation	268
drivers/Src/stm32f407xx_i2c_driver.c	
This file contains the implementation of the I2C driver APIs	269
drivers/Src/stm32f407xx_rcc_driver.c	
This file contains the RCC (Reset and Clock Control) driver implementation for STM32F407xx microcontrollers	271
drivers/Src/stm32f407xx_spi_driver.c	
This file contains the implementation of the SPI driver APIs	273

8 File Index

drivers/Src/stm32f407xx_usart_driver.c
This file contains the implementation of the USART driver APIs
Src/001led_Toggle.c
Src/003led_Button_ext.c
Src/004gpio_freq.c
Src/005Button_interrupt.c         279
Src/005Button_interrupt_ext.c
Src/006spi_tx_tesing.c         28
Src/007spi_txonly_arduino.c
Src/008spi_cmd_handling.c
Src/009spi_message_rcv_it.c
Src/010i2c_master_tx_testing.c
Src/011i2c_master_rx_testing.c
Src/012i2c_master_rx_testingIT.c
Src/013i2c_slave_tx_string.c         288
Src/014i2c_slave_tx_string2.c         290
Src/015uart_tx.c
Src/016uart_tx_it.c
Src/syscalls.c
STM32CubeIDE Minimal System calls file
Src/sysmem.c
STM32CubeIDE System Memory calls file


# **Chapter 4**

# **Module Documentation**

# 4.1 DS1307 RTC Driver

DS1307 Real-Time Clock (RTC) driver for STM32F4xx MCUs.

Collaboration diagram for DS1307 RTC Driver:



# **Modules**

• DS1307 Macros

Macros for DS1307 configuration and settings.

• DS1307 APIs

APIs supported by the DS1307 driver.

#### **Classes**

• struct RTC\_date\_t

Data structure for holding date information.

struct RTC\_time\_t

Data structure for holding time information.


# 4.1.1 Detailed Description

DS1307 Real-Time Clock (RTC) driver for STM32F4xx MCUs.

# 4.2 DS1307 Macros

Macros for DS1307 configuration and settings.

Collaboration diagram for DS1307 Macros:



# **Modules**

• DS1307 Configurable Items

Macros for DS1307 configuration settings.

• Register Addresses

Macros for DS1307 register addresses as per DS1307's Data-sheet.

Time Formats

Macros for DS1307 time format settings.

• Days of the Week

Macros for DS1307 day of the week settings.


# 4.2.1 Detailed Description

Macros for DS1307 configuration and settings.

# 4.3 DS1307 Configurable Items

Macros for DS1307 configuration settings.

Collaboration diagram for DS1307 Configurable Items:



#### **Macros**

- #define DS1307\_I2C I2C1
- #define DS1307\_I2C\_GPIO\_PORT GPIOB
- #define **DS1307\_I2C\_SDA\_PIN** GPIO\_PIN\_NO\_7
- #define DS1307 I2C SCL PIN GPIO PIN NO 6
- #define DS1307\_I2C\_SPEED I2C\_SC\_SPEED\_SM
- #define DS1307\_I2C\_PUPD GPIO\_PIN\_PU
- #define DS1307\_I2C\_ADDRESS 0x68

# 4.3.1 Detailed Description

Macros for DS1307 configuration settings.

# 4.4 Register Addresses

Macros for DS1307 register addresses as per DS1307's Data-sheet.

Collaboration diagram for Register Addresses:



#### **Macros**

- #define DS1307\_ADDR\_SEC 0x00
- #define **DS1307\_ADDR\_MIN** 0x01
- #define **DS1307\_ADDR\_HRS** 0x02
- #define **DS1307\_ADDR\_DAY** 0x03
- #define DS1307\_ADDR\_DATE 0x04#define DS1307\_ADDR\_MONTH 0x05
- #define DS1307\_ADDR\_YEAR 0x06

# 4.4.1 Detailed Description

Macros for DS1307 register addresses as per DS1307's Data-sheet.

# 4.5 Time Formats

Macros for DS1307 time format settings.

Collaboration diagram for Time Formats:



# **Macros**

- #define TIME\_FORMAT\_12HRS\_AM 0
- #define TIME\_FORMAT\_12HRS\_PM 1
- #define TIME FORMAT 24HRS 2

# 4.5.1 Detailed Description

Macros for DS1307 time format settings.

# 4.6 Days of the Week

Macros for DS1307 day of the week settings.

Collaboration diagram for Days of the Week:



4.7 DS1307 APIs 13

#### **Macros**

- #define SUNDAY 1
- #define MONDAY 2
- #define TUESDAY 3
- #define WEDNESDAY 4
- #define THURSDAY 5
- #define FRIDAY 6
- #define SATURDAY 7

#### 4.6.1 Detailed Description

Macros for DS1307 day of the week settings.

# 4.7 DS1307 APIs

APIs supported by the DS1307 driver.

Collaboration diagram for DS1307 APIs:



# **Functions**

• uint8\_t ds1307\_init ()

Initialize the DS1307 module.

void ds1307\_set\_current\_time (RTC\_time\_t \*)

Set the current time on the DS1307 RTC module.

void ds1307\_get\_current\_time (RTC\_time\_t \*)

Get the current time from the DS1307 RTC module.

void ds1307\_set\_current\_date (RTC\_date\_t \*)

Set the current date on the DS1307 RTC module.

void ds1307\_get\_current\_date (RTC\_date\_t \*)

Get the current date from the DS1307 RTC module.

# 4.7.1 Detailed Description

APIs supported by the DS1307 driver.

# 4.7.2 Function Documentation

# 4.7.2.1 ds1307\_get\_current\_date()

Get the current date from the DS1307 RTC module.

#### **Parameters**

	out	Pointer	to a structure to store the retrieved date.	
--	-----	---------	---	--

#### 4.7.2.2 ds1307\_get\_current\_time()

```
void ds1307_get_current_time (  \texttt{RTC\_time\_t} \ * \ rtc\_time \ )
```

Get the current time from the DS1307 RTC module.

#### **Parameters**

011†	Pointer	to a structure to store the retrieved time.
Out	1 Onnici	to a structure to store the retrieved time.

## 4.7.2.3 ds1307\_init()

```
uint8_t ds1307_init ( )
```

Initialize the DS1307 module.

#### Returns

#### Status:

- 0: Success
- 1: Error

#### 4.7.2.4 ds1307\_set\_current\_date()

Set the current date on the DS1307 RTC module.

4.8 KEYPAD Driver

#### **Parameters**

in	Pointer	to a structure containing the date to set.
----	---------	--

#### 4.7.2.5 ds1307\_set\_current\_time()

Set the current time on the DS1307 RTC module.

#### **Parameters**

|--|

# 4.8 KEYPAD Driver

Driver for interfacing with a keypad.

# **Functions**

 void Keypad\_ScanAndPrint (uint8\_t row\_number, uint8\_t row\_pin, uint8\_t column\_pin, GPIO\_RegDef\_t \*p↔ GPIOx)

Scan and print the pressed key on the keypad.

# 4.8.1 Detailed Description

Driver for interfacing with a keypad.

# 4.8.2 Function Documentation

# 4.8.2.1 Keypad\_ScanAndPrint()

```
void Keypad_ScanAndPrint (
          uint8_t row_number,
          uint8_t row_pin,
          uint8_t column_pin,
          GPIO_RegDef_t * InputOutput_port )
```

Scan and print the pressed key on the keypad.

This function scans a specific row of the keypad for keypress and prints the pressed key on an LCD.

#### **Parameters**

in	row_number	The row number to scan (0 to 3 for a 4x4 keypad).
in	row_pin	The GPIO pin number connected to the row.
in	column_pin	The GPIO port connected to the column.
in	pGPIOx	Pointer to the GPIO peripheral associated with the keypad.

This function scans a specific row of the keypad for keypress and prints the pressed key on an LCD.


#### **Parameters**

in	row_number	The row number to scan (0 to 3 for a 4x4 keypad).
in	row_pin	The GPIO pin number connected to the row.
in	column_pin	The GPIO port connected to the column.
in	InputOutput_port	Pointer to the GPIO peripheral associated with the keypad.

# 4.9 LCD Driver

LCD (Liquid Crystal Display) driver for STM32F4xx MCUs.

Collaboration diagram for LCD Driver:



# **Modules**

• LCD Macros

Macros for LCD configuration and settings.

• LCD APIs

APIs for interfacing with an LCD (Liquid Crystal Display).

# 4.9.1 Detailed Description


LCD (Liquid Crystal Display) driver for STM32F4xx MCUs.

4.10 LCD Macros

# 4.10 LCD Macros

Macros for LCD configuration and settings.

Collaboration diagram for LCD Macros:



# **Modules**

• Application Configurable Items

Macros for LCD configuration settings.

• LCD Commands

Macros for LCD command codes.

# 4.10.1 Detailed Description

Macros for LCD configuration and settings.

# 4.11 Application Configurable Items

Macros for LCD configuration settings.

Collaboration diagram for Application Configurable Items:



#### **Macros**

- #define **LCD\_GPIO\_PORT** GPIOD
- #define LCD\_GPIO\_RS GPIO\_PIN\_NO\_0
- #define LCD\_GPIO\_RW GPIO\_PIN\_NO\_1
- #define LCD\_GPIO\_EN GPIO\_PIN\_NO\_2
- #define LCD\_GPIO\_D4 GPIO\_PIN\_NO\_3
- #define LCD\_GPIO\_D5 GPIO\_PIN\_NO\_4
- #define LCD\_GPIO\_D6 GPIO\_PIN\_NO\_5
- #define LCD\_GPIO\_D7 GPIO\_PIN\_NO\_6

# 4.11.1 Detailed Description

Macros for LCD configuration settings.

# 4.12 LCD Commands

Macros for LCD command codes.

Collaboration diagram for LCD Commands:



#### **Macros**

- #define LCD\_CMD\_4DL\_2N\_5X8F 0x28
- #define LCD\_CMD\_DON\_CON 0x0E
- #define LCD\_CMD\_DIS\_CLEAR 0x01
- #define LCD\_CMD\_INCADD 0x06
- #define LCD\_CMD\_DIS\_RETURN\_HOME 0x02

# 4.12.1 Detailed Description

Macros for LCD command codes.

4.13 LCD APIs 19

# 4.13 LCD APIs

APIs for interfacing with an LCD (Liquid Crystal Display).

Collaboration diagram for LCD APIs:



#### **Functions**

• void lcd\_init (void)

Initialize the LCD module.

void lcd\_send\_command (uint8\_t cmd)

Send a command to the LCD.

void lcd\_print\_char (uint8\_t data)

Print a character on the LCD.

void lcd\_print\_string (char \*message)

Print a string on the LCD.

void lcd\_set\_cursor (uint8\_t row, uint8\_t column)

Set the cursor position on the LCD.

void lcd\_display\_clear (void)

Clear the LCD display.

void lcd\_display\_return\_home (void)

Return the cursor to the home position on the LCD.

# 4.13.1 Detailed Description

APIs for interfacing with an LCD (Liquid Crystal Display).

## 4.13.2 Function Documentation

# 4.13.2.1 lcd\_display\_clear()

Clear the LCD display.

This function clears the entire content displayed on the LCD.

#### 4.13.2.2 lcd\_display\_return\_home()

Return the cursor to the home position on the LCD.

This function returns the cursor to the top-left (home) position on the LCD screen.

# 4.13.2.3 lcd\_init()

```
void lcd_init (
     void )
```

Initialize the LCD module.

This function initializes the LCD module and prepares it for use.

## 4.13.2.4 lcd\_print\_char()

Print a character on the LCD.

This function displays a single character on the LCD.

#### **Parameters**

in	data	The character to be displayed.

This function displays a single character on the LCD. Here we used 4 bit parallel data transmission. First higher nibble of the data will be sent on to the data lines D4, D5, D6, D7 Then lower nibble of the data will be set on to the data lines D4, D5, D6, D7

#### **Parameters**

in	data	The character to be displayed.
----	------	--------------------------------

# 4.13.2.5 lcd\_print\_string()

Print a string on the LCD.

This function displays a null-terminated string on the LCD.

4.13 LCD APIs 21

#### **Parameters**

in	message	Pointer to the null-terminated string to be displayed.	]
----	---------	--	---

# 4.13.2.6 lcd\_send\_command()

Send a command to the LCD.

This function sends a command to the LCD module for various control operations.

#### **Parameters**

in	cmd	The command to be sent.
----	-----	-------------------------

#### 4.13.2.7 lcd\_set\_cursor()

Set the cursor position on the LCD.

This function sets the cursor position on the LCD screen.

## Parameters

	in	row	The row (line) where the cursor should be placed (0 or 1).
ſ	in	column	The column where the cursor should be placed (0 to 15).

This function sets the cursor position on the LCD screen. Set Lcd to a specified location given by row and column information (page 11 in data-sheet) Row Number (1 to 2) Column Number (1 to 16) Assuming a 2 X 16 characters display


## **Parameters**

in	row	The row (line) where the cursor should be placed (0 or 1).
in	column	The column where the cursor should be placed (0 to 15).

# 4.14 STM32F407xx MCU Header File

Header file containing all the necessary information about the STM32F407xx MCU.

Collaboration diagram for STM32F407xx MCU Header File:



# **Modules**

· Definitions and Macros

Various definitions and macros for the STM32F407xx MCU.

NVIC ISERx Registers

Base addresses for NVIC ISERx registers.

• NVIC ICERx Registers

Base addresses for NVIC ICERx registers.

• NVIC Priority Registers Base Address

Base address for NVIC Priority registers calculation.

· Priority Bits Implemented

Number of Priority bits implemented in the priority register.

· Memory Base Addresses

Base addresses of memory regions.

· Peripheral Base Addresses

Base addresses of various peripherals for the STM32F407xx MCU.

· Peripheral Register Definitions

Structures defining the register layouts for various peripherals.

· Peripheral Definitions

Definitions for various peripheral instances based on their base addresses.

- Clock Enable Macros
- · Clock Disable Macros
- Reset Peripherals Macros

Macros for resetting various peripherals.

• GPIO Base Address to Code Conversion Macros

Macros for converting GPIO base addresses to corresponding port codes.

IRQ Numbers Macros

Macros for interrupt request numbers and priority levels.

NVIC Priority Levels Macros

Macros for all possible priority levels for NVIC.

· SPI Bit Position Definitions

Bit position definitions for various registers in the SPI peripheral.

I2C Bit Position Definitions

Bit position definitions for various registers in the I2C peripheral.

USART Bit Position Definitions

Bit position definitions for various registers in the USART peripheral.

• RCC Bit Position Definitions

Bit position definitions for various registers in the RCC peripheral.

Generic Macros

Generic macros for enabling/disabling, setting/resetting, and handling flags.

# 4.14.1 Detailed Description

Header file containing all the necessary information about the STM32F407xx MCU.

# 4.15 Definitions and Macros

Various definitions and macros for the STM32F407xx MCU.

Collaboration diagram for Definitions and Macros:



#### **Macros**

```
    #define __vo volatile
volatile_32bit_register Define for accessing a volatile 32-bit register
```

#define \_\_weak \_\_attribute\_\_((weak))

Define for the weak attribute.

# 4.15.1 Detailed Description

Various definitions and macros for the STM32F407xx MCU.

# 4.16 NVIC ISERx Registers

Base addresses for NVIC ISERx registers.

Collaboration diagram for NVIC ISERx Registers:



### **Macros**

- #define NVIC\_ISER0 ((\_\_vo uint32\_t\*)0xE000E100)
- #define NVIC\_ISER1 ((\_\_vo uint32\_t\*)0xE000E104)
- #define NVIC\_ISER2 ((\_\_vo uint32\_t\*)0xE000E108)
- #define NVIC\_ISER3 ((\_\_vo uint32\_t\*)0xE000E10C)
- #define NVIC\_ISER4 ((\_\_vo uint32\_t\*)0xE000E110)
- #define NVIC\_ISER5 ((\_\_vo uint32\_t\*)0xE000E114)
- #define NVIC\_ISER6 ((\_\_vo uint32\_t\*)0xE000E118)
- #define NVIC\_ISER7 ((\_\_vo uint32\_t\*)0xE000E11C)

# 4.16.1 Detailed Description

Base addresses for NVIC ISERx registers.

# 4.17 NVIC ICERx Registers

Base addresses for NVIC ICERx registers.

Collaboration diagram for NVIC ICERx Registers:



#### **Macros**

- #define NVIC\_ICER0 ((\_\_vo uint32\_t\*)0xE000E180)
- #define NVIC\_ICER1 ((\_\_vo uint32\_t\*)0xE000E184)
- #define NVIC\_ICER2 ((\_\_vo uint32\_t\*)0xE000E188)
- #define NVIC\_ICER3 ((\_\_vo uint32\_t\*)0xE000E18C)
- #define NVIC\_ICER4 ((\_\_vo uint32\_t\*)0xE000E190)
- #define NVIC\_ICER5 ((\_\_vo uint32\_t\*)0xE000E194)
- #define NVIC\_ICER6 ((\_\_vo uint32\_t\*)0xE000E198)
- #define NVIC\_ICER7 ((\_\_vo uint32\_t\*)0xE000E19C)

#### 4.17.1 Detailed Description

Base addresses for NVIC ICERx registers.

# 4.18 NVIC Priority Registers Base Address

Base address for NVIC Priority registers calculation.

Collaboration diagram for NVIC Priority Registers Base Address:



# **Macros**

#define NVIC\_PR\_BASE\_ADDR ((\_\_vo uint32\_t\*)0xE000E400)

# 4.18.1 Detailed Description

Base address for NVIC Priority registers calculation.

# 4.19 Priority Bits Implemented

Number of Priority bits implemented in the priority register.

Collaboration diagram for Priority Bits Implemented:



#### **Macros**

• #define NO\_PR\_BITS\_IMPLEMENTED 4


# 4.19.1 Detailed Description

Number of Priority bits implemented in the priority register.

# 4.20 Memory Base Addresses

Base addresses of memory regions.

Collaboration diagram for Memory Base Addresses:



#### **Macros**

- #define FLASH\_BASEADDR 0x08000000U
- #define SRAM1\_BASEADDR (uint32\_t)0x20000000
- #define SRAM SRAM1 BASE ADDR
- #define ROM\_BASEADDR 0x1FFF0000U
- #define SRAM2\_BASEADDR 0x2001C000U

# 4.20.1 Detailed Description

Base addresses of memory regions.

#### 4.20.2 Macro Definition Documentation

# 4.20.2.1 FLASH\_BASEADDR

#define FLASH\_BASEADDR 0x08000000U

Base address of FLASH memory

## 4.20.2.2 ROM\_BASEADDR

#define ROM\_BASEADDR 0x1FFF0000U

Base address of ROM memory

#### 4.20.2.3 SRAM1\_BASEADDR

#define SRAM1\_BASEADDR (uint32\_t)0x2000000

Base address of SRAM1 memory

# 4.20.2.4 SRAM2\_BASEADDR

#define SRAM2\_BASEADDR 0x2001C000U

Base address of SRAM2 memory

# 4.21 Peripheral Base Addresses

Base addresses of various peripherals for the STM32F407xx MCU.

Collaboration diagram for Peripheral Base Addresses:



#### **Modules**

· Peripheral Base Addresses

Base addresses of AHBx and APBx bus peripherals.

· Peripheral Base Addresses on APB1 Bus

Base addresses of peripherals connected to the APB1 bus.

• Peripheral Base Addresses on APB2 Bus

Base addresses of peripherals connected to the APB2 bus.

# 4.21.1 Detailed Description

Base addresses of various peripherals for the STM32F407xx MCU.

# 4.22 Peripheral Base Addresses

Base addresses of AHBx and APBx bus peripherals.

Collaboration diagram for Peripheral Base Addresses:



#### **Macros**

- #define PERIPH BASEADDR 0x40000000U
- #define APB1PERIPH BASEADDR PERIPH BASEADDR
- #define APB2PERIPH\_BASEADDR 0x40010000U
- #define AHB1PERIPH\_BASEADDR 0x40020000U
- #define AHB2PERIPH\_BASEADDR 0x50000000U

# 4.22.1 Detailed Description

Base addresses of AHBx and APBx bus peripherals.

# 4.22.2 Macro Definition Documentation

# 4.22.2.1 AHB1PERIPH\_BASEADDR

#define AHB1PERIPH\_BASEADDR 0x40020000U

Base address of AHB1 peripheral memory

## 4.22.2.2 AHB2PERIPH\_BASEADDR

#define AHB2PERIPH\_BASEADDR 0x5000000U

Base address of AHB2 peripheral memory

# 4.22.2.3 APB1PERIPH\_BASEADDR

#define APB1PERIPH\_BASEADDR PERIPH\_BASEADDR

Base address of APB1 peripheral memory

#### 4.22.2.4 APB2PERIPH BASEADDR

#define APB2PERIPH\_BASEADDR 0x40010000U

Base address of APB2 peripheral memory

# 4.22.2.5 PERIPH\_BASEADDR

#define PERIPH\_BASEADDR 0x4000000U

Base address of peripheral memory

# 4.23 Peripheral Base Addresses on APB1 Bus

Base addresses of peripherals connected to the APB1 bus.

Collaboration diagram for Peripheral Base Addresses on APB1 Bus:



#### **Macros**

- #define GPIOA BASEADDR (AHB1PERIPH BASEADDR + 0x0000)
- #define GPIOB\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x0400)
- #define GPIOC\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x0800)
- #define GPIOD\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x0C00)
- #define GPIOE BASEADDR (AHB1PERIPH BASEADDR + 0x1000)
- #define GPIOF\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x1400)
- #define GPIOG BASEADDR (AHB1PERIPH BASEADDR + 0x1800)
- #define GPIOH\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x1C00)
- #define GPIOI BASEADDR (AHB1PERIPH BASEADDR + 0x2000)
- #define RCC BASEADDR (AHB1PERIPH BASEADDR + 0x3800)
- #define DMA1\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x6000)
- #define DMA2\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x6400)
- #define CRC\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x3000)
- #define FIR\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x3C00)
- #define I2C1\_BASEADDR (APB1PERIPH\_BASEADDR+0x5400)
- #define I2C2\_BASEADDR (APB1PERIPH\_BASEADDR+0x5800)
- #define I2C3\_BASEADDR (APB1PERIPH\_BASEADDR+0x5C00)
- #define SPI2\_BASEADDR (APB1PERIPH\_BASEADDR+0x3800)
   #define SPI3\_BASEADDR (APB1PERIPH\_BASEADDR+0x3C00)
- #define USART2 BASEADDR (APB1PERIPH BASEADDR+0x4400)
- #define USART3\_BASEADDR (APB1PERIPH\_BASEADDR+0x4800)
- #define UART4\_BASEADDR (APB1PERIPH\_BASEADDR+0x4C00)
- #define UART5 BASEADDR (APB1PERIPH BASEADDR+0x5000)

## 4.23.1 Detailed Description

Base addresses of peripherals connected to the APB1 bus.

#### 4.23.2 Macro Definition Documentation

#### 4.23.2.1 CRC\_BASEADDR

```
#define CRC_BASEADDR (AHB1PERIPH_BASEADDR + 0x3000)
```

Base address of CRC peripheral

#### 4.23.2.2 DMA1\_BASEADDR

```
#define DMA1_BASEADDR (AHB1PERIPH_BASEADDR + 0x6000)
```

Base address of DMA1 peripheral

#### 4.23.2.3 DMA2 BASEADDR

```
#define DMA2_BASEADDR (AHB1PERIPH_BASEADDR + 0x6400)
```

Base address of DMA2 peripheral

#### 4.23.2.4 FIR\_BASEADDR

```
#define FIR_BASEADDR (AHB1PERIPH_BASEADDR + 0x3C00)
```

Base address of Flash Interface peripheral

# 4.23.2.5 GPIOA\_BASEADDR

```
\#define GPIOA_BASEADDR (AHB1PERIPH_BASEADDR + 0x0000)
```

Base address of GPIOA peripheral

#### 4.23.2.6 GPIOB BASEADDR

```
#define GPIOB_BASEADDR (AHB1PERIPH_BASEADDR + 0x0400)
```

Base address of GPIOB peripheral

## 4.23.2.7 GPIOC\_BASEADDR

```
#define GPIOC_BASEADDR (AHB1PERIPH_BASEADDR + 0x0800)
```

Base address of GPIOC peripheral

#### 4.23.2.8 GPIOD\_BASEADDR

```
#define GPIOD_BASEADDR (AHB1PERIPH_BASEADDR + 0x0C00)
```

Base address of GPIOD peripheral

#### 4.23.2.9 GPIOE\_BASEADDR

```
#define GPIOE_BASEADDR (AHB1PERIPH_BASEADDR + 0x1000)
```

Base address of GPIOE peripheral

# 4.23.2.10 GPIOF\_BASEADDR

```
#define GPIOF_BASEADDR (AHB1PERIPH_BASEADDR + 0x1400)
```

Base address of GPIOF peripheral

# 4.23.2.11 GPIOG\_BASEADDR

```
#define GPIOG_BASEADDR (AHB1PERIPH_BASEADDR + 0x1800)
```

Base address of GPIOG peripheral

#### 4.23.2.12 GPIOH\_BASEADDR

```
#define GPIOH_BASEADDR (AHB1PERIPH_BASEADDR + 0x1C00)
```

Base address of GPIOH peripheral

# 4.23.2.13 GPIOI\_BASEADDR

```
#define GPIOI_BASEADDR (AHB1PERIPH_BASEADDR + 0x2000)
```

Base address of GPIOI peripheral

#### 4.23.2.14 I2C1\_BASEADDR

```
#define I2C1_BASEADDR (APB1PERIPH_BASEADDR+0x5400)
```

Base address of I2C1 peripheral

## 4.23.2.15 I2C2\_BASEADDR

```
#define I2C2_BASEADDR (APB1PERIPH_BASEADDR+0x5800)
```

Base address of I2C2 peripheral

#### 4.23.2.16 I2C3\_BASEADDR

```
#define I2C3_BASEADDR (APB1PERIPH_BASEADDR+0x5C00)
```

Base address of I2C3 peripheral

#### 4.23.2.17 RCC\_BASEADDR

#define RCC\_BASEADDR (AHB1PERIPH\_BASEADDR + 0x3800)

Base address of RCC peripheral

#### 4.23.2.18 SPI2\_BASEADDR

#define SPI2\_BASEADDR (APB1PERIPH\_BASEADDR+0x3800)

Base address of SPI2 peripheral

#### 4.23.2.19 SPI3\_BASEADDR

#define SPI3\_BASEADDR (APB1PERIPH\_BASEADDR+0x3C00)

Base address of SPI3 peripheral

#### 4.23.2.20 UART4\_BASEADDR

#define UART4\_BASEADDR (APB1PERIPH\_BASEADDR+0x4C00)

Base address of UART4 peripheral

# 4.23.2.21 UART5\_BASEADDR

#define UART5\_BASEADDR (APB1PERIPH\_BASEADDR+0x5000)

Base address of UART5 peripheral

#### 4.23.2.22 USART2\_BASEADDR

#define USART2\_BASEADDR (APB1PERIPH\_BASEADDR+0x4400)

Base address of USART2 peripheral

#### 4.23.2.23 USART3\_BASEADDR

#define USART3\_BASEADDR (APB1PERIPH\_BASEADDR+0x4800)

Base address of USART3 peripheral

# 4.24 Peripheral Base Addresses on APB2 Bus

Base addresses of peripherals connected to the APB2 bus.

Collaboration diagram for Peripheral Base Addresses on APB2 Bus:



#### **Macros**

- #define SPI1\_BASEADDR (APB2PERIPH\_BASEADDR+0x3000)
- #define SPI4\_BASEADDR (APB2PERIPH\_BASEADDR+0x3400)
- #define USART1\_BASEADDR (APB2PERIPH\_BASEADDR+0x1000)
- #define USART6\_BASEADDR (APB2PERIPH\_BASEADDR+0x1400)
- #define SYSCFG BASEADDR (APB2PERIPH BASEADDR+0x3800)
- #define EXTI\_BASEADDR (APB2PERIPH\_BASEADDR+0x3C00)

# 4.24.1 Detailed Description

Base addresses of peripherals connected to the APB2 bus.

#### 4.24.2 Macro Definition Documentation

# 4.24.2.1 EXTI\_BASEADDR

#define EXTI\_BASEADDR (APB2PERIPH\_BASEADDR+0x3C00)

Base address of EXTI peripheral

### 4.24.2.2 SPI1\_BASEADDR

#define SPI1\_BASEADDR (APB2PERIPH\_BASEADDR+0x3000)

Base address of SPI1 peripheral

#### 4.24.2.3 SPI4\_BASEADDR

#define SPI4\_BASEADDR (APB2PERIPH\_BASEADDR+0x3400)

Base address of SPI4 peripheral

# 4.24.2.4 SYSCFG\_BASEADDR

#define SYSCFG\_BASEADDR (APB2PERIPH\_BASEADDR+0x3800)

Base address of SYSCFG peripheral

#### 4.24.2.5 USART1\_BASEADDR

#define USART1\_BASEADDR (APB2PERIPH\_BASEADDR+0x1000)

Base address of USART1 peripheral

#### 4.24.2.6 USART6\_BASEADDR

#define USART6\_BASEADDR (APB2PERIPH\_BASEADDR+0x1400)

Base address of USART6 peripheral

# 4.25 Peripheral Register Definitions

Structures defining the register layouts for various peripherals.

Collaboration diagram for Peripheral Register Definitions:



#### **Classes**

struct GPIO\_RegDef\_t

GPIO peripheral register definition structure.

struct RCC\_RegDef\_t

RCC peripheral register definition structure.

struct EXTI\_RegDef\_t

EXTI peripheral register definition structure.

· struct SYSCFG RegDef t

SYSCFG peripheral register definition structure.

struct SPI\_RegDef\_t

SPI peripheral register definition structure.

struct I2C\_RegDef\_t

I2C peripheral register definition structure.

struct USART RegDef t

USART peripheral register definition structure.

# 4.25.1 Detailed Description

Structures defining the register layouts for various peripherals.

# 4.26 Peripheral Definitions

Definitions for various peripheral instances based on their base addresses.

Collaboration diagram for Peripheral Definitions:

STM32F407xx MCU Header File Peripheral Definitions

### **Macros**

- #define GPIOA ((GPIO\_RegDef\_t\*)GPIOA\_BASEADDR)
- #define GPIOB ((GPIO RegDef t\*)GPIOB BASEADDR)
- #define GPIOC ((GPIO RegDef t\*)GPIOC BASEADDR)
- #define GPIOD ((GPIO\_RegDef\_t\*)GPIOD\_BASEADDR)
- #define **GPIOE** ((GPIO\_RegDef\_t\*)GPIOE\_BASEADDR)
- #define GPIOF ((GPIO\_RegDef\_t\*)GPIOF\_BASEADDR)
- #define **GPIOG** ((GPIO\_RegDef\_t\*)GPIOG\_BASEADDR)
- #define **GPIOH** ((GPIO RegDef t\*)GPIOH BASEADDR)
- #define GPIOI ((GPIO\_RegDef\_t\*)GPIOI\_BASEADDR)
- #define RCC ((RCC RegDef t\*)RCC BASEADDR)
- #define EXTI ((EXTI\_RegDef\_t\*)EXTI\_BASEADDR)

4.27 Clock Enable Macros 37


- #define SYSCFG\_((SYSCFG\_RegDef\_t\*)SYSCFG\_BASEADDR)
- #define SPI1 ((SPI\_RegDef\_t\*)SPI1\_BASEADDR)
- #define SPI2 ((SPI\_RegDef\_t\*)SPI2\_BASEADDR)
- #define SPI3 ((SPI\_RegDef\_t\*)SPI3\_BASEADDR)
- #define SPI4 ((SPI\_RegDef\_t\*)SPI4\_BASEADDR)
- #define I2C1 ((I2C\_RegDef\_t\*)I2C1\_BASEADDR)
- #define I2C2 ((I2C\_RegDef\_t\*)I2C2\_BASEADDR)
- #define I2C3 ((I2C\_RegDef\_t\*)I2C3\_BASEADDR)
- #define **USART1** ((USART\_RegDef\_t\*)USART1\_BASEADDR)
- #define USART2 ((USART\_RegDef\_t\*)USART2\_BASEADDR)
- #define **USART3** ((USART\_RegDef\_t\*)USART3\_BASEADDR)
- #define UART4 ((USART\_RegDef\_t\*)UART4\_BASEADDR)
- #define **UART5** ((USART\_RegDef\_t\*)UART5\_BASEADDR)
- #define USART6 ((USART\_RegDef\_t\*)USART6\_BASEADDR)

#### 4.26.1 Detailed Description

Definitions for various peripheral instances based on their base addresses.

# 4.27 Clock Enable Macros

Collaboration diagram for Clock Enable Macros:



#### **Modules**

• Clock Enable GPIO Clocks

Macros for enabling clocks to GPIO peripherals.

Clock Enable I2C Clocks

Macros for enabling clocks to I2C peripherals.

· Clock Enable SPI Clocks

Macros for enabling clocks to SPI peripherals.

Clock Enable USART Clocks

Macros for enabling clocks to USART peripherals.

• Clock Enable SYSCFG Clocks

Macros for enabling clocks to SYSCFG peripherals.

# 4.27.1 Detailed Description

# 4.28 Clock Enable GPIO Clocks

Macros for enabling clocks to GPIO peripherals.

Collaboration diagram for Clock Enable GPIO Clocks:



#### **Macros**

- #define GPIOA\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<0) )
- #define GPIOB\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<1) )</li>
- #define **GPIOC\_PCLK\_EN**() ( RCC->AHB1ENR |= (1<<2) )
- #define **GPIOD\_PCLK\_EN**() ( RCC->AHB1ENR |= (1<<3) )
- #define GPIOE\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<4) )
- #define GPIOF\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<5) )
- #define GPIOG PCLK EN() ( RCC->AHB1ENR |= (1<<6) )</li>
- #define GPIOH\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<7) )</li>
- #define GPIOI\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<8) )</li>


# 4.28.1 Detailed Description

Macros for enabling clocks to GPIO peripherals.

# 4.29 Clock Enable I2C Clocks

Macros for enabling clocks to I2C peripherals.

Collaboration diagram for Clock Enable I2C Clocks:



#### **Macros**

- #define I2C1\_PCLK\_EN() ( RCC->APB1ENR |= (1<<21) )</li>
- #define I2C2 PCLK EN() ( RCC->APB1ENR |= (1<<22) )
- #define I2C3\_PCLK\_EN() ( RCC->APB1ENR |= (1<<23) )</li>

# 4.29.1 Detailed Description

Macros for enabling clocks to I2C peripherals.

# 4.30 Clock Enable SPI Clocks

Macros for enabling clocks to SPI peripherals.

Collaboration diagram for Clock Enable SPI Clocks:



# **Macros**

- #define SPI1 PCLK EN() ( RCC->APB2ENR |= (1<<12) )</li>
- #define SPI2\_PCLK\_EN() ( RCC->APB1ENR |= (1<<14) )</li>
- #define SPI3\_PCLK\_EN() ( RCC->APB1ENR |= (1<<15) )</li>
- #define SPI4\_PCLK\_EN() ( RCC->APB2ENR |= (1<<13) )</li>


# 4.30.1 Detailed Description

Macros for enabling clocks to SPI peripherals.

# 4.31 Clock Enable USART Clocks

Macros for enabling clocks to USART peripherals.

Collaboration diagram for Clock Enable USART Clocks:



#### **Macros**

- #define **USART1\_PCLK\_EN**() ( RCC->APB2ENR |= (1<<4) )
- #define USART2\_PCLK\_EN() ( RCC->APB1ENR |= (1<<17) )</li>
- #define USART3\_PCLK\_EN() ( RCC->APB1ENR |= (1<<18) )</li>
- #define **UART4\_PCLK\_EN**() ( RCC->APB1ENR |= (1<<19) )
- #define UART5\_PCLK\_EN() ( RCC->APB1ENR |= (1<<20) )</li>
- #define USART6\_PCLK\_EN() ( RCC->APB2ENR |= (1<<5) )</li>


# 4.31.1 Detailed Description

Macros for enabling clocks to USART peripherals.

# 4.32 Clock Enable SYSCFG Clocks

Macros for enabling clocks to SYSCFG peripherals.

Collaboration diagram for Clock Enable SYSCFG Clocks:



## **Macros**

#define SYSCFG\_PCLK\_EN() ( RCC->APB2ENR |= (1<<14) )</li>


# 4.32.1 Detailed Description

Macros for enabling clocks to SYSCFG peripherals.

4.33 Clock Disable Macros 41

## 4.33 Clock Disable Macros

Collaboration diagram for Clock Disable Macros:




#### **Modules**

- Disable clock for GPIOx peripherals
- Disable clock for I2Cx peripherals
- · Disable clock for SPIx peripherals
- Disable clock for USARTx peripherals
- Disable clock for SYSCFG peripherals

## 4.33.1 Detailed Description

# 4.34 Disable clock for GPIOx peripherals

Collaboration diagram for Disable clock for GPIOx peripherals:




#### **Macros**

- #define **GPIOA\_PCLK\_DI(**) ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<0) )
- #define GPIOB\_PCLK\_DI() ( RCC->AHB1ENR &= ~(uint32 t)(1<<1) )</li>
- #define **GPIOC\_PCLK\_DI**() ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<2) )
- #define  $\textbf{GPIOD\_PCLK\_DI}()$  ( RCC->AHB1ENR &=  $\sim\!\!$  (uint32\_t)(1<<3) )
- #define GPIOE\_PCLK\_DI() ( RCC->AHB1ENR &= ~(uint32\_t)(1<<4) )</li>
   #define GPIOF\_PCLK\_DI() ( RCC->AHB1ENR &= ~(uint32\_t)(1<<5) )</li>
- #define GPIOF\_FCLK\_DI() (  $ROO->AIDTENN \alpha = \sim (dinio2_1)(1<<0)$
- #define  $\textbf{GPIOG\_PCLK\_DI}()$  ( RCC->AHB1ENR &=  $\sim\!\!(uint32\_t)(1\!<\!<\!6)$  )
- #define GPIOH\_PCLK\_DI() ( RCC->AHB1ENR &= ~(uint32\_t)(1<<7) )</li>
- #define **GPIOI\_PCLK\_DI**() ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<8) )

## 4.34.1 Detailed Description

# 4.35 Disable clock for I2Cx peripherals

Collaboration diagram for Disable clock for I2Cx peripherals:




#### **Macros**

- #define I2C1\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<21) )</li>
- #define I2C2\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<22) )</li>
- #define I2C3\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<23) )</li>

# 4.35.1 Detailed Description

# 4.36 Disable clock for SPIx peripherals

Collaboration diagram for Disable clock for SPIx peripherals:




#### **Macros**

- #define SPI1\_PCLK\_DI() ( RCC->APB2ENR &=  $\sim$ (uint32\_t)(1<<12) )
- #define **SPI2\_PCLK\_DI**() ( RCC->APB1ENR &= ~(uint32\_t)(1<<14) )
- #define SPI3\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<15) )</li>
- #define SPI4\_PCLK\_DI() ( RCC->APB2ENR &= ~(uint32\_t)(1<<13) )</li>

## 4.36.1 Detailed Description

# 4.37 Disable clock for USARTx peripherals

Collaboration diagram for Disable clock for USARTx peripherals:




#### **Macros**

- #define  $USART1\_PCLK\_DI()$  ( RCC->APB2ENR &=  $\sim$ (uint32\_t)(1<<4) )
- #define USART2\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<17) )</li>
- #define USART3\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<18) )</li>
- #define UART4\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<19) )</li>
- #define UART5\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<20) )</li>
- #define USART6\_PCLK\_DI() ( RCC->APB2ENR &= ~(uint32\_t)(1<<5) )</li>

#### 4.37.1 Detailed Description

# 4.38 Disable clock for SYSCFG peripherals

Collaboration diagram for Disable clock for SYSCFG peripherals:



#### **Macros**


#define SYSCFG\_PCLK\_DI() ( RCC->APB2ENR &= ~(uint32\_t)(1<<14) )</li>

## 4.38.1 Detailed Description

# 4.39 Reset Peripherals Macros

Macros for resetting various peripherals.

Collaboration diagram for Reset Peripherals Macros:



#### **Modules**

• Reset GPIOx Peripherals

Macros for resetting GPIO peripherals.

• Reset I2Cx Peripherals

Macros for resetting I2C peripherals.

Reset SPIx Peripherals

Macros for resetting SPI peripherals.

Reset USARTx Peripherals

Macros for resetting USART peripherals.

# 4.39.1 Detailed Description

Macros for resetting various peripherals.

# 4.40 Reset GPIOx Peripherals

Macros for resetting GPIO peripherals.

Collaboration diagram for Reset GPIOx Peripherals:



#### **Macros**

- #define **GPIOA\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<0) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<0) );}while(0)
- #define **GPIOB\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<1) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<1) );}while(0)
- #define **GPIOC\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<2) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<2) );}while(0)
- #define **GPIOD\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<3) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<3) );}while(0)
- #define **GPIOE\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<4) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<4) );}while(0)
- #define **GPIOF\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<5) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<5) ); while(0)
- #define **GPIOG\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<6) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<6) );}while(0)
- #define **GPIOH\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<7) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<7) );}while(0)
- #define **GPIOI\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<8) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<8) );}while(0)

## 4.40.1 Detailed Description

Macros for resetting GPIO peripherals.

# 4.41 Reset I2Cx Peripherals

Macros for resetting I2C peripherals.

Collaboration diagram for Reset I2Cx Peripherals:



#### **Macros**

- #define I2C1\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<21) ); ( RCC->APB1RSTR &=  $\sim$ (1<<21) );}while(0)
- #define I2C2\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<22) ); ( RCC->APB1RSTR &=  $\sim$ (1<<22) );}while(0)
- #define I2C3\_REG\_RESET() do{ ( RCC->APB1RSTR |= (1<<23) ); ( RCC->APB1RSTR &=  $\sim$ (1<<23) ); while(0)

## 4.41.1 Detailed Description

Macros for resetting I2C peripherals.

# 4.42 Reset SPIx Peripherals

Macros for resetting SPI peripherals.

Collaboration diagram for Reset SPIx Peripherals:



## **Macros**

- #define SPI1\_REG\_RESET() do{ ( RCC->APB2RSTR |= (1<<12) ); ( RCC->APB2RSTR &=  $\sim$ (1<<12) ); while(0)
- #define SPI2\_REG\_RESET() do{ ( RCC->APB1RSTR |= (1<<14) ); ( RCC->APB1RSTR &=  $\sim$ (1<<14) ); while(0)
- #define SPI3\_REG\_RESET() do{ ( RCC->APB1RSTR |= (1<<15) ); ( RCC->APB1RSTR &=  $\sim$ (1<<15) ); while(0)
- #define SPI4\_REG\_RESET() do{ ( RCC->APB2RSTR  $\mid$ = (1<<13) ); ( RCC->APB2RSTR &=  $\sim$ (1<<13) );}while(0)

## 4.42.1 Detailed Description

Macros for resetting SPI peripherals.

# 4.43 Reset USARTx Peripherals

Macros for resetting USART peripherals.

Collaboration diagram for Reset USARTx Peripherals:



#### **Macros**

- #define **USART1\_REG\_RESET**() do{ ( RCC->APB2RSTR |= (1<<4) ); ( RCC->APB2RSTR &=  $\sim$ (1<<4) ); while(0)
- #define **USART2\_REG\_RESET**() do{ ( RCC->APB1RSTR  $\mid$ = (1<<17) ); ( RCC->APB1RSTR &=  $\sim$ (1<<17) );}while(0)
- #define **USART3\_REG\_RESET**() do{ ( RCC->APB1RSTR  $\mid$ = (1<<18) ); ( RCC->APB1RSTR &=  $\sim$ (1<<18) );}while(0)
- #define **UART4\_REG\_RESET**() do{ ( RCC->APB1RSTR |= (1<<19) ); ( RCC->APB1RSTR &=  $\sim$ (1<<19) ); while(0)
- #define **UART5\_REG\_RESET**() do{ ( RCC->APB1RSTR |= (1<<20) ); ( RCC->APB1RSTR &=  $\sim$ (1<<20) ); while(0)
- #define **USART6\_REG\_RESET**() do{ ( RCC->APB2RSTR  $\mid$ = (1<<5) ); ( RCC->APB2RSTR &=  $\sim$ (1<<5) ); while(0)


#### 4.43.1 Detailed Description

Macros for resetting USART peripherals.

#### 4.44 GPIO Base Address to Code Conversion Macros

Macros for converting GPIO base addresses to corresponding port codes.

Collaboration diagram for GPIO Base Address to Code Conversion Macros:



#### **Macros**

• #define GPIO BASEADDR TO CODE(x)

Macro to convert GPIO base address to port code.

#### 4.44.1 Detailed Description

Macros for converting GPIO base addresses to corresponding port codes.

#### 4.44.2 Macro Definition Documentation

## 4.44.2.1 GPIO\_BASEADDR\_TO\_CODE

Value:

```
( (x == GPIOA)?0:\
(x == GPIOB)?1:\
(x == GPIOD)?2:\
(x == GPIOD)?3:\
(x == GPIOE)?4:\
(x == GPIOF)?5:\
(x == GPIOG)?6:\
(x == GPIOH)?7:\
(x == GPIOI)?8:0)
```

Macro to convert GPIO base address to port code.

#### **Parameters**

```
x GPIOx base address.
```


#### Returns

Corresponding port code for the given GPIO base address.

# 4.45 IRQ Numbers Macros

Macros for interrupt request numbers and priority levels.

Collaboration diagram for IRQ Numbers Macros:



#### **Modules**

• EXTI (External Interrupt) IRQ Numbers

IRQ numbers for EXTI (External Interrupt) sources.


## 4.45.1 Detailed Description

Macros for interrupt request numbers and priority levels.

# 4.46 EXTI (External Interrupt) IRQ Numbers

IRQ numbers for EXTI (External Interrupt) sources.

Collaboration diagram for EXTI (External Interrupt) IRQ Numbers:



#### **Macros**

- #define IRQ NO EXTIO 6
- #define IRQ\_NO\_EXTI1 7
- #define IRQ\_NO\_EXTI2 8
- #define IRQ NO EXTI3 9
- #define IRQ\_NO\_EXTI4 10
- #define IRQ\_NO\_EXTI9\_5 23
- #define IRQ\_NO\_EXTI15\_10 40
- #define IRQ\_NO\_SPI1 35
- #define IRQ NO SPI2 36
- #define IRQ\_NO\_SPI3 51
- #define IRQ\_NO\_SPI4 84
- #define IRQ\_NO\_I2C1\_EV 31
- #define IRQ\_NO\_I2C1\_ER 32
- #define IRQ\_NO\_I2C2\_EV 33
- #define IRQ\_NO\_I2C2\_ER 34
- #define IRQ\_NO\_I2C3\_EV 79
- #define IRQ\_NO\_I2C3\_ER 80
- #define IRQ\_NO\_USART1 37#define IRQ\_NO\_USART2 38
- #define IRQ\_NO\_USART3 39
- #define IRQ\_NO\_UART4 52
- #define IRQ NO UART5 53
- #define IRQ NO USART6 71

# 4.46.1 Detailed Description

IRQ numbers for EXTI (External Interrupt) sources.

IRQ numbers for UART sources.

IRQ numbers for I2C sources.

IRQ numbers for SPI sources.

# 4.47 NVIC Priority Levels Macros

Macros for all possible priority levels for NVIC.

Collaboration diagram for NVIC Priority Levels Macros:



#### Macros

- #define NVIC IRQ PRI0 0
- #define NVIC\_IRQ\_PRI1 1
- #define NVIC\_IRQ\_PRI2 2
- #define NVIC\_IRQ\_PRI3 3
- #define NVIC\_IRQ\_PRI4 4
- #define NVIC\_IRQ\_PRI5 5
- #define NVIC IRQ PRI6 6
- #define NVIC\_IRQ\_PRI7 7
- #define NVIC IRQ PRI8 8
- #define NVIC IRQ PRI9 9
- #define NVIC\_IRQ\_PRI10 10
- #define NVIC\_IRQ\_PRI11 11
- #define NVIC\_IRQ\_PRI12 12
- #define NVIC\_IRQ\_PRI13 13
- #define NVIC\_IRQ\_PRI14 14
- #define NVIC\_IRQ\_PRI15 15


# 4.47.1 Detailed Description

Macros for all possible priority levels for NVIC.

## 4.48 SPI Bit Position Definitions

Bit position definitions for various registers in the SPI peripheral.

Collaboration diagram for SPI Bit Position Definitions:



#### **Modules**

SPI CR1 Bit Position Definitions

Bit position definitions for SPI\_CR1 register.

• SPI\_CR2 Bit Position Definitions

Bit position definitions for SPI CR2 register.

SPI\_SR Bit Position Definitions

Bit position definitions for SPI\_SR register.


#### 4.48.1 Detailed Description

Bit position definitions for various registers in the SPI peripheral.

# 4.49 SPI CR1 Bit Position Definitions

Bit position definitions for SPI\_CR1 register.

Collaboration diagram for SPI\_CR1 Bit Position Definitions:



#### **Macros**

- #define SPI\_CR1\_CPHA 0
- #define SPI\_CR1\_CPOL 1
- #define SPI\_CR1\_MSTR 2
- #define SPI\_CR1\_BR 3
- #define SPI\_CR1\_SPE 6#define SPI\_CR1\_LSBFIRST 7
- #define SPI CR1 SSI 8
- #define SPI\_CR1\_SSM 9
- #define SPI\_CR1\_RXONLY 10
- #define SPI\_CR1\_DFF 11
- #define SPI\_CR1\_CRCNEXT 12
- #define SPI\_CR1\_CRCEN 13
- #define SPI CR1 BIDIOE 14
- #define SPI\_CR1\_BIDIMODE 15

## 4.49.1 Detailed Description

Bit position definitions for SPI\_CR1 register.

## 4.49.2 Macro Definition Documentation

## 4.49.2.1 SPI\_CR1\_BIDIMODE

#define SPI\_CR1\_BIDIMODE 15

Bidirectional Data Mode Enable

## 4.49.2.2 SPI\_CR1\_BIDIOE

#define SPI\_CR1\_BIDIOE 14

Output Enable in Bidirectional Mode

# 4.49.2.3 SPI\_CR1\_BR

#define SPI\_CR1\_BR 3

**Baud Rate Control** 

## 4.49.2.4 SPI\_CR1\_CPHA

#define SPI\_CR1\_CPHA 0

Clock Phase

# 4.49.2.5 SPI\_CR1\_CPOL

#define SPI\_CR1\_CPOL 1

Clock Polarity

## 4.49.2.6 SPI\_CR1\_CRCEN

#define SPI\_CR1\_CRCEN 13

**CRC Calculation Enable** 

## 4.49.2.7 SPI\_CR1\_CRCNEXT

#define SPI\_CR1\_CRCNEXT 12

**CRC** Transfer Next

## 4.49.2.8 SPI\_CR1\_DFF

#define SPI\_CR1\_DFF 11

Data Frame Format

## 4.49.2.9 SPI\_CR1\_LSBFIRST

#define SPI\_CR1\_LSBFIRST 7

Frame Format

# 4.49.2.10 SPI\_CR1\_MSTR

#define SPI\_CR1\_MSTR 2

Master Selection

## 4.49.2.11 SPI\_CR1\_RXONLY

#define SPI\_CR1\_RXONLY 10

Receive Only

# 4.49.2.12 SPI\_CR1\_SPE

#define SPI\_CR1\_SPE 6

SPI Peripheral Enable

## 4.49.2.13 SPI\_CR1\_SSI

#define SPI\_CR1\_SSI 8

Internal Slave Select

## 4.49.2.14 SPI\_CR1\_SSM


#define SPI\_CR1\_SSM 9

Software Slave Management

# 4.50 SPI\_CR2 Bit Position Definitions

Bit position definitions for SPI\_CR2 register.

Collaboration diagram for SPI\_CR2 Bit Position Definitions:



#### **Macros**

- #define SPI\_CR2\_RXDMAEN 0
- #define SPI\_CR2\_TXDMAEN 1
- #define SPI\_CR2\_SSOE 2
- #define SPI CR2 FRF 4
- #define SPI\_CR2\_ERRIE 5
- #define SPI\_CR2\_RXNEIE 6
- #define SPI\_CR2\_TXEIE 7

## 4.50.1 Detailed Description

Bit position definitions for SPI\_CR2 register.

#### 4.50.2 Macro Definition Documentation

## 4.50.2.1 SPI\_CR2\_ERRIE

#define SPI\_CR2\_ERRIE 5

Error Interrupt Enable

# 4.50.2.2 SPI\_CR2\_FRF

#define SPI\_CR2\_FRF 4

Frame Format

## 4.50.2.3 SPI\_CR2\_RXDMAEN

#define SPI\_CR2\_RXDMAEN 0

Rx Buffer DMA Enable

## 4.50.2.4 SPI\_CR2\_RXNEIE

#define SPI\_CR2\_RXNEIE 6

RX buffer Not Empty Interrupt Enable

## 4.50.2.5 SPI\_CR2\_SSOE

#define SPI\_CR2\_SSOE 2

SS Output Enable

## 4.50.2.6 SPI\_CR2\_TXDMAEN

#define SPI\_CR2\_TXDMAEN 1

Tx Buffer DMA Enable

# 4.50.2.7 SPI\_CR2\_TXEIE


#define SPI\_CR2\_TXEIE 7

TX buffer Empty Interrupt Enable

# 4.51 SPI\_SR Bit Position Definitions

Bit position definitions for SPI\_SR register.

Collaboration diagram for SPI\_SR Bit Position Definitions:



## **Macros**

```
#define SPI_SR_RXNE 0#define SPI_SR_TXE 1
```

• #define SPI\_SR\_CHSIDE 2

• #define SPI\_SR\_UDR 3

• #define SPI\_SR\_CRCERR 4

• #define SPI\_SR\_MODF 5

• #define SPI\_SR\_OVR 6

• #define SPI SR BSY 7

• #define SPI\_SR\_FRE 8

# 4.51.1 Detailed Description

Bit position definitions for SPI SR register.

## 4.51.2 Macro Definition Documentation

## 4.51.2.1 SPI\_SR\_BSY

#define SPI\_SR\_BSY 7

**Busy Flag** 

#### 4.51.2.2 SPI\_SR\_CHSIDE

#define SPI\_SR\_CHSIDE 2

Channel Side

# 4.51.2.3 SPI\_SR\_CRCERR

#define SPI\_SR\_CRCERR 4

**CRC Error Flag** 

#### 4.51.2.4 SPI\_SR\_FRE

#define SPI\_SR\_FRE 8

Frame Format Error Flag

# 4.51.2.5 SPI\_SR\_MODF

#define SPI\_SR\_MODF 5

Mode Fault

# 4.51.2.6 SPI\_SR\_OVR

#define SPI\_SR\_OVR 6

Overrun Flag

# 4.51.2.7 SPI\_SR\_RXNE

#define SPI\_SR\_RXNE 0

Receive buffer Not Empty

# 4.51.2.8 SPI\_SR\_TXE

#define SPI\_SR\_TXE 1

Transmit buffer Empty

# 4.51.2.9 SPI\_SR\_UDR


#define SPI\_SR\_UDR 3

Underrun Flag

# 4.52 I2C Bit Position Definitions

Bit position definitions for various registers in the I2C peripheral.

Collaboration diagram for I2C Bit Position Definitions:



## **Modules**

• I2C\_CR1 Bit Position Definitions

Bit position definitions for I2C\_CR1 register.

• I2C\_OAR1 Bit Position Definitions

Bit position definitions for I2C\_OAR1 register.

• I2C\_OAR2 Bit Position Definitions

Bit position definitions for I2C\_OAR2 register.

• I2C\_CR2 Bit Position Definitions

Bit position definitions for I2C\_CR2 register.

• I2C\_SR1 Bit Position Definitions

Bit position definitions for I2C\_SR1 register.

I2C\_SR2 Bit Position Definitions

Bit position definitions for I2C\_SR2 register.

• I2C\_CCR Bit Position Definitions

Bit position definitions for I2C\_CCR register.

• I2C\_TRISE Bit Position Definitions

Bit position definitions for I2C\_TRISE register.

I2C\_FLTR Bit Position Definitions

Bit position definitions for I2C\_FLTR register.


# 4.52.1 Detailed Description

Bit position definitions for various registers in the I2C peripheral.

# 4.53 I2C\_CR1 Bit Position Definitions

Bit position definitions for I2C\_CR1 register.

Collaboration diagram for I2C\_CR1 Bit Position Definitions:



#### **Macros**

- #define I2C\_CR1\_PE 0
- #define I2C\_CR1\_SMBUS 1
- #define I2C\_CR1\_SMBTYPE 3
- #define I2C\_CR1\_ENARP 4
- #define I2C\_CR1\_ENPEC 5
- #define I2C\_CR1\_ENGC 6
- #define I2C\_CR1\_NOSTRETCH 7
- #define I2C\_CR1\_START 8
- #define I2C CR1 STOP 9
- #define I2C\_CR1\_ACK 10
- #define I2C\_CR1\_POS 11
- #define I2C\_CR1\_PEC 12
- #define I2C\_CR1\_ALERT 13
- #define I2C\_CR1\_SWRST 15

## 4.53.1 Detailed Description

Bit position definitions for I2C\_CR1 register.

#### 4.53.2 Macro Definition Documentation

#### 4.53.2.1 I2C\_CR1\_ACK

#define I2C\_CR1\_ACK 10

Acknowledge Enable

## 4.53.2.2 I2C\_CR1\_ALERT

#define I2C\_CR1\_ALERT 13

SMBus Alert

# 4.53.2.3 I2C\_CR1\_ENARP

#define I2C\_CR1\_ENARP 4

ARP Enable

## 4.53.2.4 I2C\_CR1\_ENGC

#define I2C\_CR1\_ENGC 6

General Call Enable

## 4.53.2.5 I2C\_CR1\_ENPEC

#define I2C\_CR1\_ENPEC 5

PEC Enable

## 4.53.2.6 I2C\_CR1\_NOSTRETCH

#define I2C\_CR1\_NOSTRETCH 7

Clock Stretching Disable

## 4.53.2.7 I2C\_CR1\_PE

#define I2C\_CR1\_PE 0

Peripheral Enable

# 4.53.2.8 I2C\_CR1\_PEC

#define I2C\_CR1\_PEC 12

Packet Error Checking

## 4.53.2.9 I2C\_CR1\_POS

#define I2C\_CR1\_POS 11

Acknowledge/Not Acknowledge

## 4.53.2.10 I2C\_CR1\_SMBTYPE

#define I2C\_CR1\_SMBTYPE 3

SMBus Type

## 4.53.2.11 I2C\_CR1\_SMBUS

#define I2C\_CR1\_SMBUS 1

SMBus Mode

## 4.53.2.12 I2C\_CR1\_START

#define I2C\_CR1\_START 8

Start Generation

## 4.53.2.13 I2C\_CR1\_STOP

#define I2C\_CR1\_STOP 9

Stop Generation

# 4.53.2.14 I2C\_CR1\_SWRST

#define I2C\_CR1\_SWRST 15

Software Reset

# 4.54 I2C\_OAR1 Bit Position Definitions

Bit position definitions for I2C\_OAR1 register.

Collaboration diagram for I2C\_OAR1 Bit Position Definitions:



## **Macros**

- #define I2C\_OAR1\_ADD0 0
- #define I2C\_OAR1\_ADD 1
- #define I2C\_OAR1\_ADDMODE 15

## 4.54.1 Detailed Description

Bit position definitions for I2C\_OAR1 register.

#### 4.54.2 Macro Definition Documentation

#### 4.54.2.1 I2C\_OAR1\_ADD

#define I2C\_OAR1\_ADD 1

Interface Address

# 4.54.2.2 I2C\_OAR1\_ADD0

#define I2C\_OAR1\_ADD0 0

Addressing Mode Bit 0

#### 4.54.2.3 I2C OAR1 ADDMODE


#define I2C\_OAR1\_ADDMODE 15

Addressing Mode

# 4.55 I2C\_OAR2 Bit Position Definitions

Bit position definitions for I2C\_OAR2 register.

Collaboration diagram for I2C\_OAR2 Bit Position Definitions:



#### **Macros**

- #define I2C\_OAR2\_ENDUAL 0
- #define I2C\_OAR2\_ADD2 1

## 4.55.1 Detailed Description

Bit position definitions for I2C\_OAR2 register.

## 4.55.2 Macro Definition Documentation

#### 4.55.2.1 I2C\_OAR2\_ADD2

#define I2C\_OAR2\_ADD2 1

Interface Address 2

#### 4.55.2.2 I2C\_OAR2\_ENDUAL


#define I2C\_OAR2\_ENDUAL 0

**Dual Addressing Mode Enable** 

# 4.56 I2C\_CR2 Bit Position Definitions

Bit position definitions for I2C\_CR2 register.

Collaboration diagram for I2C\_CR2 Bit Position Definitions:



## **Macros**

- #define I2C\_CR2\_FREQ 0
- #define I2C CR2 ITERREN 8
- #define I2C\_CR2\_ITEVTEN 9
- #define I2C\_CR2\_ITBUFEN 10
- #define I2C\_CR2\_DMAEN 11
- #define I2C\_CR2\_LAST 12

# 4.56.1 Detailed Description

Bit position definitions for I2C\_CR2 register.

## 4.56.2 Macro Definition Documentation

## 4.56.2.1 I2C\_CR2\_DMAEN

#define I2C\_CR2\_DMAEN 11

DMA Requests Enable

## 4.56.2.2 I2C\_CR2\_FREQ

#define I2C\_CR2\_FREQ 0

Peripheral Clock Frequency

## 4.56.2.3 I2C\_CR2\_ITBUFEN

#define I2C\_CR2\_ITBUFEN 10

Buffer Interrupt Enable

## 4.56.2.4 I2C\_CR2\_ITERREN

#define I2C\_CR2\_ITERREN 8

Error Interrupt Enable

# 4.56.2.5 I2C\_CR2\_ITEVTEN

#define I2C\_CR2\_ITEVTEN 9

**Event Interrupt Enable** 

## 4.56.2.6 I2C\_CR2\_LAST


#define I2C\_CR2\_LAST 12

**DMA Last Transfer** 

# 4.57 I2C SR1 Bit Position Definitions

Bit position definitions for I2C\_SR1 register.

Collaboration diagram for I2C\_SR1 Bit Position Definitions:



#### **Macros**

- #define I2C\_SR1\_SB 0
- #define I2C\_SR1\_ADDR 1
- #define I2C\_SR1\_BTF 2
- #define I2C SR1 ADD10 3
- #define I2C\_SR1\_STOPF 4
- #define I2C\_SR1\_RxNE 6
- #define I2C\_SR1\_TxE 7
- #define I2C\_SR1\_BERR 8
- #define I2C\_SR1\_ARLO 9
- #define I2C\_SR1\_AF 10
- #define I2C\_SR1\_OVR 11
- #define I2C\_SR1\_PECERR 12
- #define I2C\_SR1\_TIMEOUT 14
- #define I2C\_SR1\_SMBALERT 15

## 4.57.1 Detailed Description

Bit position definitions for I2C\_SR1 register.

#### 4.57.2 Macro Definition Documentation

## 4.57.2.1 I2C\_SR1\_ADD10

#define I2C\_SR1\_ADD10 3

10-bit Header Sent (Master mode)

## 4.57.2.2 I2C\_SR1\_ADDR

```
#define I2C_SR1_ADDR 1
```

Address Sent (master mode) / Address Matched (slave mode)

# 4.57.2.3 I2C\_SR1\_AF

```
#define I2C_SR1_AF 10
```

Acknowledge Failure

## 4.57.2.4 I2C\_SR1\_ARLO

```
#define I2C_SR1_ARLO 9
```

Arbitration Lost (master mode)

## 4.57.2.5 I2C\_SR1\_BERR

```
#define I2C_SR1_BERR 8
```

Bus Error

# 4.57.2.6 I2C\_SR1\_BTF

```
#define I2C_SR1_BTF 2
```

Byte Transfer Finished

## 4.57.2.7 I2C\_SR1\_OVR

```
#define I2C_SR1_OVR 11
```

Overrun/Underrun

# 4.57.2.8 I2C\_SR1\_PECERR

```
#define I2C_SR1_PECERR 12
```

PEC Error in reception

## 4.57.2.9 I2C\_SR1\_RxNE

#define I2C\_SR1\_RxNE 6

Data Register Not Empty (receivers)

## 4.57.2.10 I2C\_SR1\_SB

#define I2C\_SR1\_SB 0

Start Bit

## 4.57.2.11 I2C\_SR1\_SMBALERT

#define I2C\_SR1\_SMBALERT 15

SMBus Alert

## 4.57.2.12 I2C\_SR1\_STOPF

#define I2C\_SR1\_STOPF 4

Stop Detection (Slave mode)

## 4.57.2.13 I2C\_SR1\_TIMEOUT

#define I2C\_SR1\_TIMEOUT 14

Timeout or Tlow Error

# 4.57.2.14 I2C\_SR1\_TxE


#define I2C\_SR1\_TxE 7

Data Register Empty (transmitters)

# 4.58 I2C\_SR2 Bit Position Definitions

Bit position definitions for I2C\_SR2 register.

Collaboration diagram for I2C\_SR2 Bit Position Definitions:



## **Macros**

```
• #define I2C_SR2_MSL 0
```

- #define I2C\_SR2\_BUSY 1
- #define I2C SR2 TRA 2
- #define I2C\_SR2\_GENCALL 4
- #define I2C\_SR2\_SMBDEFAULT 5
- #define I2C\_SR2\_SMBHOST 6
- #define I2C\_SR2\_DUALF 7
- #define I2C\_SR2\_PEC 8

## 4.58.1 Detailed Description

Bit position definitions for I2C\_SR2 register.

#### 4.58.2 Macro Definition Documentation

#### 4.58.2.1 I2C SR2 BUSY

```
#define I2C_SR2_BUSY 1
```

**Bus Busy** 

## 4.58.2.2 I2C\_SR2\_DUALF

```
#define I2C_SR2_DUALF 7
```

Dual Flag (Slave mode)

## 4.58.2.3 I2C\_SR2\_GENCALL

```
#define I2C_SR2_GENCALL 4
```

General Call Address (Slave mode)

## 4.58.2.4 I2C\_SR2\_MSL

#define I2C\_SR2\_MSL 0

Master/Slave

## 4.58.2.5 I2C\_SR2\_PEC

#define I2C\_SR2\_PEC 8

Packet Error Checking Register

## 4.58.2.6 I2C\_SR2\_SMBDEFAULT

#define I2C\_SR2\_SMBDEFAULT 5

SMBus Device Default Address (Slave mode)

#### 4.58.2.7 I2C\_SR2\_SMBHOST

#define I2C\_SR2\_SMBHOST 6

SMBus Host Header (Slave mode)

## 4.58.2.8 I2C\_SR2\_TRA

#define I2C\_SR2\_TRA 2

Transmitter/Receiver

# 4.59 I2C\_CCR Bit Position Definitions

Bit position definitions for I2C\_CCR register.

Collaboration diagram for I2C\_CCR Bit Position Definitions:



# **Macros**

- #define I2C\_CCR\_CCR 0
- #define I2C\_CCR\_DUTY 14
- #define I2C\_CCR\_FS 15

# 4.59.1 Detailed Description

Bit position definitions for I2C\_CCR register.

## 4.59.2 Macro Definition Documentation

## 4.59.2.1 I2C\_CCR\_CCR

#define I2C\_CCR\_CCR 0

Clock Control Register in Fast/Standard mode

# 4.59.2.2 I2C\_CCR\_DUTY

#define I2C\_CCR\_DUTY 14

Fast Mode Duty Cycle

## 4.59.2.3 I2C\_CCR\_FS


#define I2C\_CCR\_FS 15

I2C Master Mode Selection

# 4.60 I2C\_TRISE Bit Position Definitions

Bit position definitions for I2C\_TRISE register.

Collaboration diagram for I2C\_TRISE Bit Position Definitions:



# **Macros**

• #define I2C\_TRISE\_TRISE 0

# 4.60.1 Detailed Description

Bit position definitions for I2C\_TRISE register.

## 4.60.2 Macro Definition Documentation

## 4.60.2.1 I2C\_TRISE\_TRISE


#define I2C\_TRISE\_TRISE 0

Maximum Rise Time in Fast/Standard mode

# 4.61 I2C FLTR Bit Position Definitions

Bit position definitions for I2C\_FLTR register.

Collaboration diagram for I2C\_FLTR Bit Position Definitions:



# **Macros**

- #define I2C\_FLTR\_DNF 0
- #define I2C\_FLTR\_ANOFF 4

## 4.61.1 Detailed Description

Bit position definitions for I2C\_FLTR register.

## 4.61.2 Macro Definition Documentation

#### 4.61.2.1 I2C\_FLTR\_ANOFF

#define I2C\_FLTR\_ANOFF 4

Analog Noise Filter

#### 4.61.2.2 I2C\_FLTR\_DNF


#define I2C\_FLTR\_DNF 0

Digital Noise Filter

## 4.62 USART Bit Position Definitions

Bit position definitions for various registers in the USART peripheral.

Collaboration diagram for USART Bit Position Definitions:



#### **Modules**

• USART\_SR Bit Position Definitions

Bit position definitions for USART\_SR register.

· USART\_DR Bit Position Definitions

Bit position definitions for USART\_DR register.

USART\_BRR Bit Position Definitions

Bit position definitions for USART\_BRR register.

• USART\_CR1 Bit Position Definitions

Bit position definitions for USART\_CR1 register.

· USART\_CR2 Bit Position Definitions

Bit position definitions for USART\_CR2 register.

• USART\_CR3 Bit Position Definitions

Bit position definitions for USART\_CR3 register.

• USART\_GTPR Bit Position Definitions

Bit position definitions for USART\_GTPR register.


## 4.62.1 Detailed Description

Bit position definitions for various registers in the USART peripheral.

# 4.63 USART SR Bit Position Definitions

Bit position definitions for USART\_SR register.

Collaboration diagram for USART\_SR Bit Position Definitions:



## **Macros**

- #define USART\_SR\_PE 0
- #define USART SR FE 1
- #define USART\_SR\_NF 2
- #define USART\_SR\_ORE 3
- #define USART\_SR\_IDLE 4
- #define USART\_SR\_RXNE 5
- #define USART SR TC 6
- #define USART\_SR\_TXE 7
- #define USART\_SR\_LBD 8
- #define USART\_SR\_CTS 9

## 4.63.1 Detailed Description

Bit position definitions for USART\_SR register.

#### 4.63.2 Macro Definition Documentation

## 4.63.2.1 USART\_SR\_CTS

#define USART\_SR\_CTS 9

CTS Interrupt Flag

## 4.63.2.2 USART\_SR\_FE

#define USART\_SR\_FE 1

Framing Error Flag

# 4.63.2.3 USART\_SR\_IDLE

#define USART\_SR\_IDLE 4

Idle Line Detected Flag

## 4.63.2.4 USART\_SR\_LBD

#define USART\_SR\_LBD 8

LIN Break Detection Flag

#### 4.63.2.5 USART\_SR\_NF

#define USART\_SR\_NF 2

Noise Flag

# 4.63.2.6 USART\_SR\_ORE

#define USART\_SR\_ORE 3

Overrun Error Flag

## 4.63.2.7 USART\_SR\_PE

#define USART\_SR\_PE 0

Parity Error Flag

# 4.63.2.8 USART\_SR\_RXNE

#define USART\_SR\_RXNE 5

Read Data Register Not Empty Flag

# 4.63.2.9 USART\_SR\_TC

#define USART\_SR\_TC 6

Transmission Complete Flag

## 4.63.2.10 USART\_SR\_TXE


#define USART\_SR\_TXE 7

Transmit Data Register Empty Flag

# 4.64 USART\_DR Bit Position Definitions

Bit position definitions for USART\_DR register.

Collaboration diagram for USART\_DR Bit Position Definitions:



#### **Macros**

• #define USART\_DR\_DR 0

# 4.64.1 Detailed Description

Bit position definitions for USART\_DR register.

#### 4.64.2 Macro Definition Documentation

#### 4.64.2.1 USART\_DR\_DR


#define USART\_DR\_DR 0

Data Value (0-8 bits)

# 4.65 USART BRR Bit Position Definitions

Bit position definitions for USART\_BRR register.

Collaboration diagram for USART\_BRR Bit Position Definitions:



#### **Macros**

- #define USART\_BRR\_DIV\_FRACTION 0
- #define USART\_BRR\_DIV\_MANTISSA 4

# 4.65.1 Detailed Description

Bit position definitions for USART\_BRR register.

# 4.65.2 Macro Definition Documentation

## 4.65.2.1 USART\_BRR\_DIV\_FRACTION

#define USART\_BRR\_DIV\_FRACTION 0

Fractional part of the USARTDIV

#### 4.65.2.2 USART\_BRR\_DIV\_MANTISSA


#define USART\_BRR\_DIV\_MANTISSA 4

Mantissa part of the USARTDIV

# 4.66 USART\_CR1 Bit Position Definitions

Bit position definitions for USART\_CR1 register.

Collaboration diagram for USART\_CR1 Bit Position Definitions:



#### **Macros**

- #define USART\_CR1\_SBK 0
- #define USART CR1 RWU 1
- #define USART\_CR1\_RE 2
- #define USART\_CR1\_TE 3
- #define USART CR1 IDLEIE 4
- #define USART\_CR1\_RXNEIE 5
- #define USART CR1 TCIE 6
- #define USART\_CR1\_TXEIE 7
- #define USART\_CR1\_PEIE 8
- #define USART\_CR1\_PS 9
- #define USART\_CR1\_PCE 10
- #define USART\_CR1\_WAKE 11
- #define USART\_CR1\_M 12
- #define USART\_CR1\_UE 13
- #define USART\_CR1\_OVER8 15

### 4.66.1 Detailed Description

Bit position definitions for USART\_CR1 register.

#### 4.66.2 Macro Definition Documentation

#### 4.66.2.1 USART\_CR1\_IDLEIE

#define USART\_CR1\_IDLEIE 4

**IDLE Interrupt Enable** 

### 4.66.2.2 USART\_CR1\_M

#define USART\_CR1\_M 12

Word Length

### 4.66.2.3 USART\_CR1\_OVER8

#define USART\_CR1\_OVER8 15

Oversampling Mode

### 4.66.2.4 USART\_CR1\_PCE

#define USART\_CR1\_PCE 10

Parity Control Enable

#### 4.66.2.5 USART\_CR1\_PEIE

#define USART\_CR1\_PEIE 8

Parity Error Interrupt Enable

## 4.66.2.6 USART\_CR1\_PS

#define USART\_CR1\_PS 9

Parity Selection

### 4.66.2.7 USART\_CR1\_RE

#define USART\_CR1\_RE 2

Receiver Enable

## 4.66.2.8 USART\_CR1\_RWU

#define USART\_CR1\_RWU 1

Receiver Wake-Up

### 4.66.2.9 USART\_CR1\_RXNEIE

#define USART\_CR1\_RXNEIE 5

RXNE Interrupt Enable

#### 4.66.2.10 USART\_CR1\_SBK

#define USART\_CR1\_SBK 0

Send Break

### 4.66.2.11 USART\_CR1\_TCIE

#define USART\_CR1\_TCIE 6

Transmission Complete Interrupt Enable

#### 4.66.2.12 USART\_CR1\_TE

#define USART\_CR1\_TE 3

Transmitter Enable

#### 4.66.2.13 USART\_CR1\_TXEIE

#define USART\_CR1\_TXEIE 7

TXE Interrupt Enable

### 4.66.2.14 USART\_CR1\_UE

#define USART\_CR1\_UE 13

**USART** Enable

### 4.66.2.15 USART\_CR1\_WAKE


#define USART\_CR1\_WAKE 11

Receiver Wake-Up Method

# 4.67 USART\_CR2 Bit Position Definitions

Bit position definitions for USART\_CR2 register.

Collaboration diagram for USART\_CR2 Bit Position Definitions:



### **Macros**

- #define USART\_CR2\_ADD 4
- #define USART\_CR2\_LBDL 5
- #define USART CR2 LBDIE 6
- #define USART\_CR2\_LBCL 8
- #define USART\_CR2\_CPHA 9
- #define USART\_CR2\_CPOL 10
- #define USART\_CR2\_CLKEN 11
- #define USART CR2 STOP 12
- #define USART\_CR2\_LINEN 14

## 4.67.1 Detailed Description

Bit position definitions for USART CR2 register.

### 4.67.2 Macro Definition Documentation

### 4.67.2.1 USART\_CR2\_ADD

#define USART\_CR2\_ADD 4

Address of the USART node

#### 4.67.2.2 USART\_CR2\_CLKEN

#define USART\_CR2\_CLKEN 11

Clock Enable

## 4.67.2.3 USART\_CR2\_CPHA

#define USART\_CR2\_CPHA 9

Clock Phase

#### 4.67.2.4 USART\_CR2\_CPOL

#define USART\_CR2\_CPOL 10

Clock Polarity

### 4.67.2.5 USART\_CR2\_LBCL

#define USART\_CR2\_LBCL 8

Last Bit Clock pulse

### 4.67.2.6 USART\_CR2\_LBDIE

#define USART\_CR2\_LBDIE 6

LIN Break Detection Interrupt Enable

#### 4.67.2.7 USART\_CR2\_LBDL

#define USART\_CR2\_LBDL 5

LIN Break Detection Length

#### 4.67.2.8 USART\_CR2\_LINEN

#define USART\_CR2\_LINEN 14

LIN mode enable

## 4.67.2.9 USART\_CR2\_STOP

#define USART\_CR2\_STOP 12

STOP[1:0]: STOP bits

# 4.68 USART\_CR3 Bit Position Definitions

Bit position definitions for USART\_CR3 register.

Collaboration diagram for USART\_CR3 Bit Position Definitions:



#### **Macros**

- #define USART\_CR3\_EIE 0
- #define USART\_CR3\_IREN 1
- #define USART\_CR3\_IRLP 2
- #define USART\_CR3\_HDSEL 3
- #define USART\_CR3\_NACK 4
- #define USART\_CR3\_SCEN 5
- #define USART\_CR3\_DMAR 6
- #define USART\_CR3\_DMAT 7
- #define USART\_CR3\_RTSE 8
- #define USART\_CR3\_CTSE 9
- #define USART\_CR3\_CTSIE 10
- #define USART\_CR3\_ONEBIT 11

### 4.68.1 Detailed Description

Bit position definitions for USART\_CR3 register.

#### 4.68.2 Macro Definition Documentation

### 4.68.2.1 **USART\_CR3\_CTSE**

#define USART\_CR3\_CTSE 9

CTS Enable

### 4.68.2.2 USART\_CR3\_CTSIE

#define USART\_CR3\_CTSIE 10

CTS Interrupt Enable

### 4.68.2.3 USART\_CR3\_DMAR

#define USART\_CR3\_DMAR 6

DMA Enable Receiver

#### 4.68.2.4 USART\_CR3\_DMAT

#define USART\_CR3\_DMAT 7

**DMA Enable Transmitter** 

### 4.68.2.5 USART\_CR3\_EIE

#define USART\_CR3\_EIE 0

Error Interrupt Enable

### 4.68.2.6 USART\_CR3\_HDSEL

#define USART\_CR3\_HDSEL 3

Half-Duplex Selection

### 4.68.2.7 USART\_CR3\_IREN

#define USART\_CR3\_IREN 1

IrDA mode Enable

#### 4.68.2.8 USART\_CR3\_IRLP

#define USART\_CR3\_IRLP 2

IrDA Low-Power

### 4.68.2.9 USART\_CR3\_NACK

#define USART\_CR3\_NACK 4

Smartcard NACK Enable

#### 4.68.2.10 USART\_CR3\_ONEBIT

#define USART\_CR3\_ONEBIT 11

One Sample Bit Method Enable

### 4.68.2.11 USART\_CR3\_RTSE

#define USART\_CR3\_RTSE 8

RTS Enable

### 4.68.2.12 USART\_CR3\_SCEN


#define USART\_CR3\_SCEN 5

Smartcard Mode Enable

# 4.69 USART\_GTPR Bit Position Definitions

Bit position definitions for USART\_GTPR register.

Collaboration diagram for USART\_GTPR Bit Position Definitions:



### **Macros**

- #define USART\_GTPR\_PSC 0
- #define USART\_GTPR\_GT 8

## 4.69.1 Detailed Description

Bit position definitions for USART\_GTPR register.

#### 4.69.2 Macro Definition Documentation

#### 4.69.2.1 USART\_GTPR\_GT

#define USART\_GTPR\_GT 8

Guard Time Value

## 4.69.2.2 USART\_GTPR\_PSC


#define USART\_GTPR\_PSC 0

**USART** Prescaler Value

## 4.70 RCC Bit Position Definitions

Bit position definitions for various registers in the RCC peripheral.

Collaboration diagram for RCC Bit Position Definitions:



### **Modules**

- RCC\_CR Bit Position Definitions
   Bit position definitions for RCC\_CR register.
- RCC\_PLLCFGR Bit Position Definitions

Bit position definitions for RCC\_PLLCFGR register.

· RCC CFGR Bit Position Definitions

Bit position definitions for RCC CFGR register.

· RCC CIR Bit Position Definitions

Bit position definitions for RCC\_CIR register.

RCC\_AHB1RSTR Bit Position Definitions

Bit position definitions for RCC\_AHB1RSTR register.

• RCC\_AHB2RSTR Bit Position Definitions

Bit position definitions for RCC AHB2RSTR register.

• RCC AHB3RSTR Bit Position Definitions

Bit position definitions for RCC\_AHB3RSTR register.

• RCC APB1RSTR Bit Position Definitions

Bit position definitions for RCC\_APB1RSTR register.

• RCC\_APB2RSTR Bit Position Definitions

Bit position definitions for RCC\_APB2RSTR register.

RCC AHB1LPENR Bit Position Definitions

Bit position definitions for RCC\_AHB1LPENR register.

• RCC AHB2LPENR Bit Position Definitions

Bit position definitions for RCC\_AHB2LPENR register.

• RCC AHB3LPENR Bit Position Definitions

Bit position definitions for RCC\_AHB3LPENR register.

RCC APB1LPENR Bit Position Definitions

Bit position definitions for RCC\_APB1LPENR register.

• RCC APB2LPENR Bit Position Definitions

Bit position definitions for RCC APB2LPENR register.

RCC\_BDCR Bit Position Definitions

Bit position definitions for RCC\_BDCR register.

· RCC\_CSR Bit Position Definitions

Bit position definitions for RCC CSR register.

• RCC SSCGR Bit Position Definitions

Bit position definitions for RCC\_SSCGR register.

• RCC\_PLLI2SCFGR Bit Position Definitions

Bit position definitions for RCC PLLI2SCFGR register.

#### 4.70.1 Detailed Description

Bit position definitions for various registers in the RCC peripheral.

# 4.71 RCC\_CR Bit Position Definitions

Bit position definitions for RCC\_CR register.

Collaboration diagram for RCC\_CR Bit Position Definitions:



#### **Macros**

- #define RCC\_CR\_HSION 0
- #define RCC\_CR\_HSIRDY 1
- #define RCC\_CR\_HSITRIM 3
- #define RCC\_CR\_HSICAL 8
- #define RCC\_CR\_HSEON 16
- #define RCC\_CR\_HSERDY 17
- #define RCC\_CR\_HSEBYP 18
- #define RCC\_CR\_CSSON 19
- #define RCC\_CR\_PLLON 24
- #define RCC\_CR\_PLLRDY 25
- #define RCC\_CR\_PLLI2SON 26
- #define RCC\_CR\_PLLI2SRDY 27
- #define RCC\_CR\_PLLSAION 28
- #define RCC\_CR\_PLLSAIRDY 29

### 4.71.1 Detailed Description

Bit position definitions for RCC\_CR register.

#### 4.71.2 Macro Definition Documentation

#### 4.71.2.1 RCC\_CR\_CSSON

#define RCC\_CR\_CSSON 19

Clock Security System Enable

### 4.71.2.2 RCC\_CR\_HSEBYP

#define RCC\_CR\_HSEBYP 18

**HSE Oscillator Bypass** 

## 4.71.2.3 RCC\_CR\_HSEON

#define RCC\_CR\_HSEON 16

**HSE Oscillator Enable** 

### 4.71.2.4 RCC\_CR\_HSERDY

#define RCC\_CR\_HSERDY 17

**HSE Oscillator Ready** 

## 4.71.2.5 RCC\_CR\_HSICAL

#define RCC\_CR\_HSICAL 8

**HSI Oscillator Calibration** 

### 4.71.2.6 RCC\_CR\_HSION

#define RCC\_CR\_HSION 0

**HSI Oscillator Enable** 

### 4.71.2.7 RCC\_CR\_HSIRDY

#define RCC\_CR\_HSIRDY 1

**HSI Oscillator Ready** 

### 4.71.2.8 RCC\_CR\_HSITRIM

#define RCC\_CR\_HSITRIM 3

**HSI Oscillator Trimming** 

### 4.71.2.9 RCC\_CR\_PLLI2SON

#define RCC\_CR\_PLLI2SON 26

PLLI2S Enable

#### 4.71.2.10 RCC\_CR\_PLLI2SRDY

#define RCC\_CR\_PLLI2SRDY 27

PLLI2S Ready

## 4.71.2.11 RCC\_CR\_PLLON

#define RCC\_CR\_PLLON 24

Main PLL Enable

### 4.71.2.12 RCC\_CR\_PLLRDY

#define RCC\_CR\_PLLRDY 25

Main PLL Ready

#### 4.71.2.13 RCC\_CR\_PLLSAION

#define RCC\_CR\_PLLSAION 28

PLLSAI Enable

### 4.71.2.14 RCC\_CR\_PLLSAIRDY


#define RCC\_CR\_PLLSAIRDY 29

PLLSAI Ready

# 4.72 RCC\_PLLCFGR Bit Position Definitions

Bit position definitions for RCC\_PLLCFGR register.

Collaboration diagram for RCC\_PLLCFGR Bit Position Definitions:



#### **Macros**

- #define RCC\_PLLCFGR\_PLLM 0
- #define RCC\_PLLCFGR\_PLLN 6
- #define RCC\_PLLCFGR\_PLLP 16
- #define RCC\_PLLCFGR\_PLLSRC 22
- #define RCC\_PLLCFGR\_PLLQ 24

## 4.72.1 Detailed Description

Bit position definitions for RCC\_PLLCFGR register.

#### 4.72.2 Macro Definition Documentation

#### 4.72.2.1 RCC\_PLLCFGR\_PLLM

#define RCC\_PLLCFGR\_PLLM 0

Main PLL Division Factor for PLL VCO

### 4.72.2.2 RCC\_PLLCFGR\_PLLN

#define RCC\_PLLCFGR\_PLLN 6

Main PLL Multiplication Factor for VCO

### 4.72.2.3 RCC\_PLLCFGR\_PLLP

#define RCC\_PLLCFGR\_PLLP 16

Main PLL Division Factor for Main System Clock

#### 4.72.2.4 RCC\_PLLCFGR\_PLLQ

#define RCC\_PLLCFGR\_PLLQ 24

Main PLLQ Division Factor for PLLI2S Clock Output

## 4.72.2.5 RCC\_PLLCFGR\_PLLSRC


#define RCC\_PLLCFGR\_PLLSRC 22

Main PLL, PLLI2S, and PLLSAI Entry Clock Source

# 4.73 RCC\_CFGR Bit Position Definitions

Bit position definitions for RCC\_CFGR register.

Collaboration diagram for RCC\_CFGR Bit Position Definitions:



#### **Macros**

- #define RCC\_CFGR\_SW 0
- #define RCC\_CFGR\_SWS 2
- #define RCC CFGR HPRE 4
- #define RCC\_CFGR\_PPRE1 10
- #define RCC\_CFGR\_PPRE2 13
- #define RCC\_CFGR\_RTCPRE 16
- #define RCC\_CFGR\_MCO1 21
- #define RCC CFGR I2SSRC 23
- #define RCC\_CFGR\_MCO1PRE 24
- #define RCC\_CFGR\_MCO2PRE 27
- #define RCC\_CFGR\_MCO2 30

#### 4.73.1 Detailed Description

Bit position definitions for RCC\_CFGR register.

#### 4.73.2 Macro Definition Documentation

#### 4.73.2.1 RCC\_CFGR\_HPRE

#define RCC\_CFGR\_HPRE 4

AHB Prescaler

### 4.73.2.2 RCC\_CFGR\_I2SSRC

#define RCC\_CFGR\_I2SSRC 23

**I2S APB2 Clock Source Selection** 

### 4.73.2.3 RCC\_CFGR\_MCO1

#define RCC\_CFGR\_MCO1 21

Microcontroller Clock Output 1

#### 4.73.2.4 RCC\_CFGR\_MCO1PRE

#define RCC\_CFGR\_MCO1PRE 24

MCO1 Prescaler

## 4.73.2.5 RCC\_CFGR\_MCO2

#define RCC\_CFGR\_MCO2 30

Microcontroller Clock Output 2

## 4.73.2.6 RCC\_CFGR\_MCO2PRE

#define RCC\_CFGR\_MCO2PRE 27

MCO2 Prescaler

### 4.73.2.7 RCC\_CFGR\_PPRE1

#define RCC\_CFGR\_PPRE1 10

APB1 Low-Speed Prescaler (APB1CLK)

### 4.73.2.8 RCC\_CFGR\_PPRE2

#define RCC\_CFGR\_PPRE2 13

APB2 High-Speed Prescaler (APB2CLK)

## 4.73.2.9 RCC\_CFGR\_RTCPRE

#define RCC\_CFGR\_RTCPRE 16

HSE division factor for RTC clock

## 4.73.2.10 RCC\_CFGR\_SW

#define RCC\_CFGR\_SW 0

System Clock Switch

### 4.73.2.11 RCC\_CFGR\_SWS


#define RCC\_CFGR\_SWS 2

System Clock Switch Status

# 4.74 RCC\_CIR Bit Position Definitions

Bit position definitions for RCC\_CIR register.

Collaboration diagram for RCC CIR Bit Position Definitions:



#### **Macros**

- #define RCC\_CIR\_LSIRDYF 0
- #define RCC\_CIR\_LSERDYF 1
- #define RCC\_CIR\_HSIRDYF 2
- #define RCC\_CIR\_HSERDYF 3
- #define RCC\_CIR\_PLLRDYF 4
- #define RCC\_CIR\_PLLI2SRDYF 5
- #define RCC\_CIR\_PLLSAIRDYF 6
- #define RCC\_CIR\_CSSF 7
- #define RCC\_CIR\_LSIRDYIE 8
- #define RCC CIR LSERDYIE 9
- #define RCC\_CIR\_HSIRDYIE 10
- #define RCC\_CIR\_HSERDYIE 11
- #define RCC CIR PLLRDYIE 12
- #define RCC\_CIR\_PLLI2SRDYIE 13
- #define RCC\_CIR\_PLLSAIRDYIE 14
- #define RCC\_CIR\_LSIRDYC 16
- #define RCC\_CIR\_LSERDYC 17
- #define RCC\_CIR\_HSIRDYC 18
- #define RCC\_CIR\_HSERDYC 19
- #define RCC CIR PLLRDYC 20
- #define RCC CIR PLLI2SRDYC 21
- #define RCC\_CIR\_PLLSAIRDYC 22

### 4.74.1 Detailed Description

Bit position definitions for RCC\_CIR register.

#### 4.74.2 Macro Definition Documentation

### 4.74.2.1 RCC\_CIR\_CSSF

#define RCC\_CIR\_CSSF 7

Clock Security System Interrupt flag

## 4.74.2.2 RCC\_CIR\_HSERDYC

#define RCC\_CIR\_HSERDYC 19

HSE Ready Interrupt Clear

### 4.74.2.3 RCC\_CIR\_HSERDYF

#define RCC\_CIR\_HSERDYF 3

HSE Ready Interrupt flag

#### 4.74.2.4 RCC\_CIR\_HSERDYIE

#define RCC\_CIR\_HSERDYIE 11

HSE Ready Interrupt Enable

### 4.74.2.5 RCC\_CIR\_HSIRDYC

#define RCC\_CIR\_HSIRDYC 18

HSI Ready Interrupt Clear

### 4.74.2.6 RCC\_CIR\_HSIRDYF

#define RCC\_CIR\_HSIRDYF 2

HSI Ready Interrupt flag

## 4.74.2.7 RCC\_CIR\_HSIRDYIE

#define RCC\_CIR\_HSIRDYIE 10

HSI Ready Interrupt Enable

### 4.74.2.8 RCC\_CIR\_LSERDYC

#define RCC\_CIR\_LSERDYC 17

LSE Ready Interrupt Clear

### 4.74.2.9 RCC\_CIR\_LSERDYF

#define RCC\_CIR\_LSERDYF 1

LSE Ready Interrupt flag

### 4.74.2.10 RCC\_CIR\_LSERDYIE

#define RCC\_CIR\_LSERDYIE 9

LSE Ready Interrupt Enable

### 4.74.2.11 RCC\_CIR\_LSIRDYC

#define RCC\_CIR\_LSIRDYC 16

LSI Ready Interrupt Clear

#### 4.74.2.12 RCC\_CIR\_LSIRDYF

#define RCC\_CIR\_LSIRDYF 0

LSI Ready Interrupt flag

### 4.74.2.13 RCC\_CIR\_LSIRDYIE

#define RCC\_CIR\_LSIRDYIE 8

LSI Ready Interrupt Enable

#### 4.74.2.14 RCC\_CIR\_PLLI2SRDYC

#define RCC\_CIR\_PLLI2SRDYC 21

PLLI2S Ready Interrupt Clear

## 4.74.2.15 RCC\_CIR\_PLLI2SRDYF

#define RCC\_CIR\_PLLI2SRDYF 5

PLLI2S Ready Interrupt flag

### 4.74.2.16 RCC\_CIR\_PLLI2SRDYIE

#define RCC\_CIR\_PLLI2SRDYIE 13

PLLI2S Ready Interrupt Enable

#### 4.74.2.17 RCC\_CIR\_PLLRDYC

#define RCC\_CIR\_PLLRDYC 20

PLL Ready Interrupt Clear

#### 4.74.2.18 RCC\_CIR\_PLLRDYF

#define RCC\_CIR\_PLLRDYF 4

PLL Ready Interrupt flag

#### 4.74.2.19 RCC CIR PLLRDYIE

#define RCC\_CIR\_PLLRDYIE 12

PLL Ready Interrupt Enable

### 4.74.2.20 RCC\_CIR\_PLLSAIRDYC

#define RCC\_CIR\_PLLSAIRDYC 22

PLLSAI Ready Interrupt Clear

#### 4.74.2.21 RCC\_CIR\_PLLSAIRDYF

#define RCC\_CIR\_PLLSAIRDYF 6

PLLSAI Ready Interrupt flag

#### 4.74.2.22 RCC\_CIR\_PLLSAIRDYIE

#define RCC\_CIR\_PLLSAIRDYIE 14

PLLSAI Ready Interrupt Enable

# 4.75 RCC AHB1RSTR Bit Position Definitions

Bit position definitions for RCC\_AHB1RSTR register.

 $Collaboration\ diagram\ for\ RCC\_AHB1RSTR\ Bit\ Position\ Definitions:$ 



#### **Macros**

- #define RCC\_AHB1RSTR\_GPIOA 0
- #define RCC\_AHB1RSTR\_GPIOB 1
- #define RCC AHB1RSTR GPIOC 2
- #define RCC\_AHB1RSTR\_GPIOD 3
- #define RCC\_AHB1RSTR\_GPIOE 4
- #define RCC\_AHB1RSTR\_GPIOF 5
- #define RCC\_AHB1RSTR\_GPIOG 6
- #define RCC AHB1RSTR GPIOH 7
- #define RCC\_AHB1RSTR\_GPIOI 8
- #define RCC\_AHB1RSTR\_CRC 12
- #define RCC\_AHB1RSTR\_DMA1 21
- #define RCC\_AHB1RSTR\_DMA2 22
- #define RCC\_AHB1RSTR\_ETHMAC 25
- #define RCC\_AHB1RSTR\_OTGHS 29
- #define RCC\_AHB1RSTR\_OTGHSULPI 30

#### 4.75.1 Detailed Description

Bit position definitions for RCC\_AHB1RSTR register.

#### 4.75.2 Macro Definition Documentation

#### 4.75.2.1 RCC\_AHB1RSTR\_CRC

#define RCC\_AHB1RSTR\_CRC 12

**CRC** Reset

#### 4.75.2.2 RCC\_AHB1RSTR\_DMA1

#define RCC\_AHB1RSTR\_DMA1 21

DMA1 Reset

#### 4.75.2.3 RCC\_AHB1RSTR\_DMA2

#define RCC\_AHB1RSTR\_DMA2 22

DMA2 Reset

### 4.75.2.4 RCC\_AHB1RSTR\_ETHMAC

#define RCC\_AHB1RSTR\_ETHMAC 25

**Ethernet MAC Reset** 

### 4.75.2.5 RCC\_AHB1RSTR\_GPIOA

#define RCC\_AHB1RSTR\_GPIOA 0

**GPIOA Reset** 

### 4.75.2.6 RCC\_AHB1RSTR\_GPIOB

#define RCC\_AHB1RSTR\_GPIOB 1

**GPIOB Reset** 

### 4.75.2.7 RCC\_AHB1RSTR\_GPIOC

#define RCC\_AHB1RSTR\_GPIOC 2

**GPIOC Reset** 

### 4.75.2.8 RCC\_AHB1RSTR\_GPIOD

#define RCC\_AHB1RSTR\_GPIOD 3

**GPIOD Reset** 

#### 4.75.2.9 RCC\_AHB1RSTR\_GPIOE

#define RCC\_AHB1RSTR\_GPIOE 4

**GPIOE Reset** 

## 4.75.2.10 RCC\_AHB1RSTR\_GPIOF

#define RCC\_AHB1RSTR\_GPIOF 5

**GPIOF Reset** 

### 4.75.2.11 RCC\_AHB1RSTR\_GPIOG

#define RCC\_AHB1RSTR\_GPIOG 6

**GPIOG Reset** 

#### 4.75.2.12 RCC\_AHB1RSTR\_GPIOH

#define RCC\_AHB1RSTR\_GPIOH 7

**GPIOH Reset** 

### 4.75.2.13 RCC\_AHB1RSTR\_GPIOI

#define RCC\_AHB1RSTR\_GPIOI 8

**GPIOI** Reset

#### 4.75.2.14 RCC\_AHB1RSTR\_OTGHS

#define RCC\_AHB1RSTR\_OTGHS 29

USB OTG HS Reset

#### 4.75.2.15 RCC\_AHB1RSTR\_OTGHSULPI

#define RCC\_AHB1RSTR\_OTGHSULPI 30

USB OTG HS ULPI Reset

## 4.76 RCC\_AHB2RSTR Bit Position Definitions

Bit position definitions for RCC\_AHB2RSTR register.

Collaboration diagram for RCC\_AHB2RSTR Bit Position Definitions:



### **Macros**

- #define RCC\_AHB2RSTR\_DCMI 0
- #define RCC\_AHB2RSTR\_CRYP 4
- #define RCC\_AHB2RSTR\_HASH 5
- #define RCC\_AHB2RSTR\_RNG 6
- #define RCC\_AHB2RSTR\_OTGFS 7

## 4.76.1 Detailed Description

Bit position definitions for RCC\_AHB2RSTR register.

### 4.76.2 Macro Definition Documentation

### 4.76.2.1 RCC\_AHB2RSTR\_CRYP

#define RCC\_AHB2RSTR\_CRYP 4

**CRYP** Reset

### 4.76.2.2 RCC\_AHB2RSTR\_DCMI

#define RCC\_AHB2RSTR\_DCMI 0

**DCMI** Reset

### 4.76.2.3 RCC\_AHB2RSTR\_HASH

#define RCC\_AHB2RSTR\_HASH 5

**HASH Reset** 

### 4.76.2.4 RCC\_AHB2RSTR\_OTGFS

#define RCC\_AHB2RSTR\_OTGFS 7

**USB OTG FS Reset** 

### 4.76.2.5 RCC\_AHB2RSTR\_RNG

#define RCC\_AHB2RSTR\_RNG 6

**RNG Reset** 

# 4.77 RCC\_AHB3RSTR Bit Position Definitions

Bit position definitions for RCC\_AHB3RSTR register.

Collaboration diagram for RCC\_AHB3RSTR Bit Position Definitions:



#### **Macros**

• #define RCC AHB3RSTR FSMC 0

## 4.77.1 Detailed Description

Bit position definitions for RCC\_AHB3RSTR register.

#### 4.77.2 Macro Definition Documentation

### 4.77.2.1 RCC\_AHB3RSTR\_FSMC

#define RCC\_AHB3RSTR\_FSMC 0

**FSMC Reset** 

# 4.78 RCC APB1RSTR Bit Position Definitions

Bit position definitions for RCC\_APB1RSTR register.

Collaboration diagram for RCC\_APB1RSTR Bit Position Definitions:



#### **Macros**

- #define RCC\_APB1RSTR\_TIM2 0
- #define RCC\_APB1RSTR\_TIM3 1
- #define RCC APB1RSTR TIM4 2
- #define RCC\_APB1RSTR\_TIM5 3
- #define RCC APB1RSTR TIM6 4
- #define RCC\_APB1RSTR\_TIM7 5
- #define RCC\_APB1RSTR\_TIM12 6
- #define RCC APB1RSTR TIM13 7
- #define RCC\_APB1RSTR\_TIM14 8
- #define RCC APB1RSTR WWDG 11
- #define RCC\_APB1RSTR\_SPI2 14
- #define RCC\_APB1RSTR\_SPI3 15
- #define RCC\_APB1RSTR\_USART2 17
- #define RCC\_APB1RSTR\_USART3 18
- #define RCC\_APB1RSTR\_UART4 19
- #define RCC\_APB1RSTR\_UART5 20
- #define RCC\_APB1RSTR\_I2C1 21
- #define RCC APB1RSTR I2C2 22
- #define RCC\_APB1RSTR\_I2C3 23
- #define RCC\_APB1RSTR\_CAN1 25
- #define RCC APB1RSTR CAN2 26
- #define RCC\_APB1RSTR\_PWR 28
- #define RCC\_APB1RSTR\_DAC 29
- #define RCC\_APB1RSTR\_UART7 30
- #define RCC\_APB1RSTR\_UART8 31

#### 4.78.1 Detailed Description

Bit position definitions for RCC\_APB1RSTR register.

#### 4.78.2 Macro Definition Documentation

#### 4.78.2.1 RCC\_APB1RSTR\_CAN1

#define RCC\_APB1RSTR\_CAN1 25

**CAN1** Reset

#### 4.78.2.2 RCC\_APB1RSTR\_CAN2

#define RCC\_APB1RSTR\_CAN2 26

CAN2 Reset

### 4.78.2.3 RCC\_APB1RSTR\_DAC

#define RCC\_APB1RSTR\_DAC 29

**DAC Reset** 

### 4.78.2.4 RCC\_APB1RSTR\_I2C1

#define RCC\_APB1RSTR\_I2C1 21

I2C1 Reset

### 4.78.2.5 RCC\_APB1RSTR\_I2C2

#define RCC\_APB1RSTR\_I2C2 22

I2C2 Reset

#### 4.78.2.6 RCC\_APB1RSTR\_I2C3

#define RCC\_APB1RSTR\_I2C3 23

I2C3 Reset

## 4.78.2.7 RCC\_APB1RSTR\_PWR

#define RCC\_APB1RSTR\_PWR 28

Power Interface Reset

#### 4.78.2.8 RCC\_APB1RSTR\_SPI2

#define RCC\_APB1RSTR\_SPI2 14

SPI2 Reset

## 4.78.2.9 RCC\_APB1RSTR\_SPI3

#define RCC\_APB1RSTR\_SPI3 15

SPI3 Reset

### 4.78.2.10 RCC\_APB1RSTR\_TIM12

#define RCC\_APB1RSTR\_TIM12 6

TIM12 Reset

## 4.78.2.11 RCC\_APB1RSTR\_TIM13

#define RCC\_APB1RSTR\_TIM13 7

TIM13 Reset

### 4.78.2.12 RCC\_APB1RSTR\_TIM14

#define RCC\_APB1RSTR\_TIM14 8

TIM14 Reset

### 4.78.2.13 RCC\_APB1RSTR\_TIM2

#define RCC\_APB1RSTR\_TIM2 0

TIM2 Reset

#### 4.78.2.14 RCC\_APB1RSTR\_TIM3

#define RCC\_APB1RSTR\_TIM3 1

TIM3 Reset

## 4.78.2.15 RCC\_APB1RSTR\_TIM4

#define RCC\_APB1RSTR\_TIM4 2

TIM4 Reset

### 4.78.2.16 RCC\_APB1RSTR\_TIM5

#define RCC\_APB1RSTR\_TIM5 3

TIM5 Reset

## 4.78.2.17 RCC\_APB1RSTR\_TIM6

#define RCC\_APB1RSTR\_TIM6 4

TIM6 Reset

### 4.78.2.18 RCC\_APB1RSTR\_TIM7

#define RCC\_APB1RSTR\_TIM7 5

TIM7 Reset

### 4.78.2.19 RCC\_APB1RSTR\_UART4

#define RCC\_APB1RSTR\_UART4 19

**UART4** Reset

### 4.78.2.20 RCC\_APB1RSTR\_UART5

#define RCC\_APB1RSTR\_UART5 20

**UART5** Reset

### 4.78.2.21 RCC\_APB1RSTR\_UART7

#define RCC\_APB1RSTR\_UART7 30

**UART7** Reset

### 4.78.2.22 RCC\_APB1RSTR\_UART8

#define RCC\_APB1RSTR\_UART8 31

**UART8** Reset

## 4.78.2.23 RCC\_APB1RSTR\_USART2

#define RCC\_APB1RSTR\_USART2 17

**USART2** Reset

#### 4.78.2.24 RCC\_APB1RSTR\_USART3

#define RCC\_APB1RSTR\_USART3 18

**USART3** Reset

### 4.78.2.25 RCC\_APB1RSTR\_WWDG

#define RCC\_APB1RSTR\_WWDG 11

**WWDG Reset** 

## 4.79 RCC APB2RSTR Bit Position Definitions

Bit position definitions for RCC\_APB2RSTR register.

Collaboration diagram for RCC\_APB2RSTR Bit Position Definitions:



#### **Macros**

- #define RCC APB2RSTR TIM1 0
- #define RCC\_APB2RSTR\_TIM8 1
- #define RCC\_APB2RSTR\_USART1 4
- #define RCC\_APB2RSTR\_USART6 5
- #define RCC\_APB2RSTR\_ADC 8
- #define RCC APB2RSTR SDIO 11
- #define RCC\_APB2RSTR\_SPI1 12
- #define RCC\_APB2RSTR\_SYSCFG 14
- #define RCC\_APB2RSTR\_TIM9 16
- #define RCC\_APB2RSTR\_TIM10 17
- #define RCC\_APB2RSTR\_TIM11 18

### 4.79.1 Detailed Description

Bit position definitions for RCC\_APB2RSTR register.

#### 4.79.2 Macro Definition Documentation

#### 4.79.2.1 RCC APB2RSTR ADC

#define RCC\_APB2RSTR\_ADC 8

**ADC** Reset

#### 4.79.2.2 RCC\_APB2RSTR\_SDIO

#define RCC\_APB2RSTR\_SDIO 11

SDIO Reset

### 4.79.2.3 RCC\_APB2RSTR\_SPI1

#define RCC\_APB2RSTR\_SPI1 12

SPI1 Reset

### 4.79.2.4 RCC\_APB2RSTR\_SYSCFG

#define RCC\_APB2RSTR\_SYSCFG 14

System Configuration Controller Reset

### 4.79.2.5 RCC\_APB2RSTR\_TIM1

#define RCC\_APB2RSTR\_TIM1 0

TIM1 Reset

#### 4.79.2.6 RCC\_APB2RSTR\_TIM10

#define RCC\_APB2RSTR\_TIM10 17

TIM10 Reset

# 4.79.2.7 RCC\_APB2RSTR\_TIM11

#define RCC\_APB2RSTR\_TIM11 18

TIM11 Reset

#### 4.79.2.8 RCC\_APB2RSTR\_TIM8

#define RCC\_APB2RSTR\_TIM8 1

TIM8 Reset

## 4.79.2.9 RCC\_APB2RSTR\_TIM9

#define RCC\_APB2RSTR\_TIM9 16

TIM9 Reset

### 4.79.2.10 RCC\_APB2RSTR\_USART1

#define RCC\_APB2RSTR\_USART1 4

**USART1** Reset

#### 4.79.2.11 RCC\_APB2RSTR\_USART6

#define RCC\_APB2RSTR\_USART6 5

**USART6** Reset

# 4.80 RCC\_AHB1LPENR Bit Position Definitions

Bit position definitions for RCC AHB1LPENR register.

Collaboration diagram for RCC\_AHB1LPENR Bit Position Definitions:



#### **Macros**

- #define RCC\_AHB1LPENR\_GPIOALPEN 0
- #define RCC AHB1LPENR GPIOBLPEN 1
- #define RCC\_AHB1LPENR\_GPIOCLPEN 2
- #define RCC AHB1LPENR GPIODLPEN 3
- #define RCC\_AHB1LPENR\_GPIOELPEN 4
- #define RCC AHB1LPENR GPIOFLPEN 5
- #define RCC\_AHB1LPENR\_GPIOGLPEN 6
- #define RCC AHB1LPENR GPIOHLPEN 7
- #define RCC\_AHB1LPENR\_GPIOILPEN 8
- #define RCC\_AHB1LPENR\_CRCEN 12
- #define RCC\_AHB1LPENR\_DMA1LPEN 21
- #define RCC\_AHB1LPENR\_DMA2LPEN 22
- #define RCC\_AHB1LPENR\_ETHMACLPEN 25
- #define RCC\_AHB1LPENR\_ETHMACTXLPEN 26
- #define RCC AHB1LPENR ETHMACRXLPEN 27
- #define RCC\_AHB1LPENR\_ETHMACPTPLPEN 28
- #define RCC\_AHB1LPENR\_OTGHSLPEN 29
- #define RCC\_AHB1LPENR\_OTGHSHULPI 30

#### 4.80.1 Detailed Description

Bit position definitions for RCC\_AHB1LPENR register.

#### 4.80.2 Macro Definition Documentation

#### 4.80.2.1 RCC\_AHB1LPENR\_CRCEN

#define RCC\_AHB1LPENR\_CRCEN 12

CRC Peripheral Clock in Low Power Mode Enable

### 4.80.2.2 RCC\_AHB1LPENR\_DMA1LPEN

#define RCC\_AHB1LPENR\_DMA1LPEN 21

DMA1 Peripheral Clock in Low Power Mode Enable

## 4.80.2.3 RCC\_AHB1LPENR\_DMA2LPEN

#define RCC\_AHB1LPENR\_DMA2LPEN 22

DMA2 Peripheral Clock in Low Power Mode Enable

#### 4.80.2.4 RCC\_AHB1LPENR\_ETHMACLPEN

#define RCC\_AHB1LPENR\_ETHMACLPEN 25

Ethernet MAC Peripheral Clock in Low Power Mode Enable

#### 4.80.2.5 RCC\_AHB1LPENR\_ETHMACPTPLPEN

#define RCC\_AHB1LPENR\_ETHMACPTPLPEN 28

Ethernet MAC PTP Peripheral Clock in Low Power Mode Enable

#### 4.80.2.6 RCC AHB1LPENR ETHMACRXLPEN

#define RCC\_AHB1LPENR\_ETHMACRXLPEN 27

Ethernet MAC Receive Peripheral Clock in Low Power Mode Enable

## 4.80.2.7 RCC\_AHB1LPENR\_ETHMACTXLPEN

#define RCC\_AHB1LPENR\_ETHMACTXLPEN 26

Ethernet MAC Transmit Peripheral Clock in Low Power Mode Enable

#### 4.80.2.8 RCC\_AHB1LPENR\_GPIOALPEN

#define RCC\_AHB1LPENR\_GPIOALPEN 0

GPIOA Peripheral Clock in Low Power Mode Enable

#### 4.80.2.9 RCC\_AHB1LPENR\_GPIOBLPEN

#define RCC\_AHB1LPENR\_GPIOBLPEN 1

GPIOB Peripheral Clock in Low Power Mode Enable

### 4.80.2.10 RCC\_AHB1LPENR\_GPIOCLPEN

#define RCC\_AHB1LPENR\_GPIOCLPEN 2

GPIOC Peripheral Clock in Low Power Mode Enable

### 4.80.2.11 RCC\_AHB1LPENR\_GPIODLPEN

#define RCC\_AHB1LPENR\_GPIODLPEN 3

GPIOD Peripheral Clock in Low Power Mode Enable

## 4.80.2.12 RCC\_AHB1LPENR\_GPIOELPEN

#define RCC\_AHB1LPENR\_GPIOELPEN 4

GPIOE Peripheral Clock in Low Power Mode Enable

#### 4.80.2.13 RCC\_AHB1LPENR\_GPIOFLPEN

#define RCC\_AHB1LPENR\_GPIOFLPEN 5

GPIOF Peripheral Clock in Low Power Mode Enable

#### 4.80.2.14 RCC AHB1LPENR GPIOGLPEN

#define RCC\_AHB1LPENR\_GPIOGLPEN 6

GPIOG Peripheral Clock in Low Power Mode Enable

#### 4.80.2.15 RCC\_AHB1LPENR\_GPIOHLPEN

#define RCC\_AHB1LPENR\_GPIOHLPEN 7

GPIOH Peripheral Clock in Low Power Mode Enable

#### 4.80.2.16 RCC\_AHB1LPENR\_GPIOILPEN

#define RCC\_AHB1LPENR\_GPIOILPEN 8

GPIOI Peripheral Clock in Low Power Mode Enable

#### 4.80.2.17 RCC\_AHB1LPENR\_OTGHSHULPI

#define RCC\_AHB1LPENR\_OTGHSHULPI 30

USB OTG HS ULPI Peripheral Clock in Low Power Mode Enable

### 4.80.2.18 RCC\_AHB1LPENR\_OTGHSLPEN

#define RCC\_AHB1LPENR\_OTGHSLPEN 29

USB OTG HS Peripheral Clock in Low Power Mode Enable

## 4.81 RCC AHB2LPENR Bit Position Definitions

Bit position definitions for RCC\_AHB2LPENR register.

Collaboration diagram for RCC AHB2LPENR Bit Position Definitions:



### **Macros**

- #define RCC\_AHB2LPENR\_DCMILPEN 0
- #define RCC\_AHB2LPENR\_CRYPLPEN 4
- #define RCC\_AHB2LPENR\_HASHLPEN 5
- #define RCC AHB2LPENR RNGLPEN 6
- #define RCC AHB2LPENR OTGFSLPEN 7

### 4.81.1 Detailed Description

Bit position definitions for RCC\_AHB2LPENR register.

#### 4.81.2 Macro Definition Documentation

#### 4.81.2.1 RCC\_AHB2LPENR\_CRYPLPEN

#define RCC\_AHB2LPENR\_CRYPLPEN 4

CRYP Peripheral Clock in Low Power Mode Enable

#### 4.81.2.2 RCC\_AHB2LPENR\_DCMILPEN

#define RCC\_AHB2LPENR\_DCMILPEN 0

DCMI Peripheral Clock in Low Power Mode Enable

#### 4.81.2.3 RCC AHB2LPENR HASHLPEN

#define RCC\_AHB2LPENR\_HASHLPEN 5

HASH Peripheral Clock in Low Power Mode Enable

### 4.81.2.4 RCC\_AHB2LPENR\_OTGFSLPEN

#define RCC\_AHB2LPENR\_OTGFSLPEN 7

USB OTG FS Peripheral Clock in Low Power Mode Enable

### 4.81.2.5 RCC\_AHB2LPENR\_RNGLPEN

#define RCC\_AHB2LPENR\_RNGLPEN 6

RNG Peripheral Clock in Low Power Mode Enable

# 4.82 RCC\_AHB3LPENR Bit Position Definitions

Bit position definitions for RCC\_AHB3LPENR register.

Collaboration diagram for RCC\_AHB3LPENR Bit Position Definitions:



#### **Macros**

• #define RCC\_AHB3LPENR\_FSMCLPEN 0

### 4.82.1 Detailed Description

Bit position definitions for RCC\_AHB3LPENR register.

## 4.82.2 Macro Definition Documentation

### 4.82.2.1 RCC\_AHB3LPENR\_FSMCLPEN

#define RCC\_AHB3LPENR\_FSMCLPEN 0

FSMC Peripheral Clock in Low Power Mode Enable

# 4.83 RCC\_APB1LPENR Bit Position Definitions

Bit position definitions for RCC APB1LPENR register.

Collaboration diagram for RCC APB1LPENR Bit Position Definitions:



## **Macros**

- #define RCC APB1LPENR TIM2LPEN 0
- #define RCC APB1LPENR TIM3LPEN 1
- #define RCC APB1LPENR TIM4LPEN 2
- #define RCC\_APB1LPENR\_TIM5LPEN 3
- #define RCC\_APB1LPENR\_TIM6LPEN 4
- #define RCC\_APB1LPENR\_TIM7LPEN 5
- #define RCC\_APB1LPENR\_TIM12LPEN 6
- #define RCC\_APB1LPENR\_TIM13LPEN 7
- #define RCC\_APB1LPENR\_TIM14LPEN 8
- #define RCC\_APB1LPENR\_WWDGLPEN 11
- #define RCC\_APB1LPENR\_SPI2LPEN 14
- #define RCC\_APB1LPENR\_SPI3LPEN 15
- #define RCC\_APB1LPENR\_USART2LPEN 17
- #define RCC\_APB1LPENR\_USART3LPEN 18
- #define RCC APB1LPENR UART4LPEN 19
- #define RCC APB1LPENR UART5LPEN 20
- #define RCC\_APB1LPENR\_I2C1LPEN 21
- #define RCC\_APB1LPENR\_I2C2LPEN 22
- #define RCC\_APB1LPENR\_I2C3LPEN 23
- #define RCC\_APB1LPENR\_CAN1LPEN 25
- #define RCC APB1LPENR CAN2LPEN 26
- #define RCC\_APB1LPENR\_PWRLPEN 28
- #define RCC\_APB1LPENR\_DACLPEN 29
- #define RCC APB1LPENR UART7LPEN 30
- #define RCC\_APB1LPENR\_UART8LPEN 31

# 4.83.1 Detailed Description

Bit position definitions for RCC\_APB1LPENR register.

## 4.83.2 Macro Definition Documentation

## 4.83.2.1 RCC\_APB1LPENR\_CAN1LPEN

#define RCC\_APB1LPENR\_CAN1LPEN 25

CAN1 Peripheral Clock in Low Power Mode Enable

## 4.83.2.2 RCC\_APB1LPENR\_CAN2LPEN

#define RCC\_APB1LPENR\_CAN2LPEN 26

CAN2 Peripheral Clock in Low Power Mode Enable

## 4.83.2.3 RCC\_APB1LPENR\_DACLPEN

#define RCC\_APB1LPENR\_DACLPEN 29

DAC Peripheral Clock in Low Power Mode Enable

## 4.83.2.4 RCC\_APB1LPENR\_I2C1LPEN

#define RCC\_APB1LPENR\_I2C1LPEN 21

I2C1 Peripheral Clock in Low Power Mode Enable

## 4.83.2.5 RCC\_APB1LPENR\_I2C2LPEN

#define RCC\_APB1LPENR\_I2C2LPEN 22

I2C2 Peripheral Clock in Low Power Mode Enable

### 4.83.2.6 RCC\_APB1LPENR\_I2C3LPEN

#define RCC\_APB1LPENR\_I2C3LPEN 23

I2C3 Peripheral Clock in Low Power Mode Enable

### 4.83.2.7 RCC\_APB1LPENR\_PWRLPEN

#define RCC\_APB1LPENR\_PWRLPEN 28

Power Interface Peripheral Clock in Low Power Mode Enable

## 4.83.2.8 RCC\_APB1LPENR\_SPI2LPEN

#define RCC\_APB1LPENR\_SPI2LPEN 14

SPI2 Peripheral Clock in Low Power Mode Enable

## 4.83.2.9 RCC\_APB1LPENR\_SPI3LPEN

#define RCC\_APB1LPENR\_SPI3LPEN 15

SPI3 Peripheral Clock in Low Power Mode Enable

### 4.83.2.10 RCC\_APB1LPENR\_TIM12LPEN

#define RCC\_APB1LPENR\_TIM12LPEN 6

TIM12 Peripheral Clock in Low Power Mode Enable

## 4.83.2.11 RCC\_APB1LPENR\_TIM13LPEN

#define RCC\_APB1LPENR\_TIM13LPEN 7

TIM13 Peripheral Clock in Low Power Mode Enable

### 4.83.2.12 RCC APB1LPENR TIM14LPEN

#define RCC\_APB1LPENR\_TIM14LPEN 8

TIM14 Peripheral Clock in Low Power Mode Enable

## 4.83.2.13 RCC\_APB1LPENR\_TIM2LPEN

#define RCC\_APB1LPENR\_TIM2LPEN 0

TIM2 Peripheral Clock in Low Power Mode Enable

## 4.83.2.14 RCC\_APB1LPENR\_TIM3LPEN

#define RCC\_APB1LPENR\_TIM3LPEN 1

TIM3 Peripheral Clock in Low Power Mode Enable

## 4.83.2.15 RCC\_APB1LPENR\_TIM4LPEN

#define RCC\_APB1LPENR\_TIM4LPEN 2

TIM4 Peripheral Clock in Low Power Mode Enable

## 4.83.2.16 RCC\_APB1LPENR\_TIM5LPEN

#define RCC\_APB1LPENR\_TIM5LPEN 3

TIM5 Peripheral Clock in Low Power Mode Enable

## 4.83.2.17 RCC\_APB1LPENR\_TIM6LPEN

#define RCC\_APB1LPENR\_TIM6LPEN 4

TIM6 Peripheral Clock in Low Power Mode Enable

## 4.83.2.18 RCC\_APB1LPENR\_TIM7LPEN

#define RCC\_APB1LPENR\_TIM7LPEN 5

TIM7 Peripheral Clock in Low Power Mode Enable

## 4.83.2.19 RCC\_APB1LPENR\_UART4LPEN

#define RCC\_APB1LPENR\_UART4LPEN 19

UART4 Peripheral Clock in Low Power Mode Enable

### 4.83.2.20 RCC APB1LPENR UART5LPEN

#define RCC\_APB1LPENR\_UART5LPEN 20

UART5 Peripheral Clock in Low Power Mode Enable

## 4.83.2.21 RCC\_APB1LPENR\_UART7LPEN

#define RCC\_APB1LPENR\_UART7LPEN 30

UART7 Peripheral Clock in Low Power Mode Enable

## 4.83.2.22 RCC\_APB1LPENR\_UART8LPEN

#define RCC\_APB1LPENR\_UART8LPEN 31

UART8 Peripheral Clock in Low Power Mode Enable

### 4.83.2.23 RCC\_APB1LPENR\_USART2LPEN

#define RCC\_APB1LPENR\_USART2LPEN 17

USART2 Peripheral Clock in Low Power Mode Enable

## 4.83.2.24 RCC\_APB1LPENR\_USART3LPEN

#define RCC\_APB1LPENR\_USART3LPEN 18

USART3 Peripheral Clock in Low Power Mode Enable

## 4.83.2.25 RCC\_APB1LPENR\_WWDGLPEN

#define RCC APB1LPENR WWDGLPEN 11

WWDG Peripheral Clock in Low Power Mode Enable

# 4.84 RCC APB2LPENR Bit Position Definitions

Bit position definitions for RCC\_APB2LPENR register.

Collaboration diagram for RCC APB2LPENR Bit Position Definitions:



#### **Macros**

- #define RCC\_APB2LPENR\_TIM1LPEN 0
- #define RCC\_APB2LPENR\_TIM8LPEN 1
- #define RCC\_APB2LPENR\_USART1LPEN 4
- #define RCC APB2LPENR USART6LPEN 5
- #define RCC\_APB2LPENR\_ADCLPEN 8
- #define RCC\_APB2LPENR\_SDIOLPEN 11
- #define RCC APB2LPENR SPI1LPEN 12
- #define RCC\_APB2LPENR\_SYSCFGLPEN 14
- #define RCC APB2LPENR TIM9LPEN 16
- #define RCC\_APB2LPENR\_TIM10LPEN 17
- #define RCC\_APB2LPENR\_TIM11LPEN 18

# 4.84.1 Detailed Description

Bit position definitions for RCC\_APB2LPENR register.

## 4.84.2 Macro Definition Documentation

## 4.84.2.1 RCC\_APB2LPENR\_ADCLPEN

#define RCC\_APB2LPENR\_ADCLPEN 8

ADC Peripheral Clock in Low Power Mode Enable

## 4.84.2.2 RCC\_APB2LPENR\_SDIOLPEN

#define RCC\_APB2LPENR\_SDIOLPEN 11

SDIO Peripheral Clock in Low Power Mode Enable

## 4.84.2.3 RCC\_APB2LPENR\_SPI1LPEN

#define RCC\_APB2LPENR\_SPI1LPEN 12

SPI1 Peripheral Clock in Low Power Mode Enable

## 4.84.2.4 RCC\_APB2LPENR\_SYSCFGLPEN

#define RCC\_APB2LPENR\_SYSCFGLPEN 14

System Configuration Controller Peripheral Clock in Low Power Mode Enable

## 4.84.2.5 RCC\_APB2LPENR\_TIM10LPEN

#define RCC\_APB2LPENR\_TIM10LPEN 17

TIM10 Peripheral Clock in Low Power Mode Enable

### 4.84.2.6 RCC APB2LPENR TIM11LPEN

#define RCC\_APB2LPENR\_TIM11LPEN 18

TIM11 Peripheral Clock in Low Power Mode Enable

### 4.84.2.7 RCC\_APB2LPENR\_TIM1LPEN

#define RCC\_APB2LPENR\_TIM1LPEN 0

TIM1 Peripheral Clock in Low Power Mode Enable

## 4.84.2.8 RCC\_APB2LPENR\_TIM8LPEN

#define RCC\_APB2LPENR\_TIM8LPEN 1

TIM8 Peripheral Clock in Low Power Mode Enable

## 4.84.2.9 RCC\_APB2LPENR\_TIM9LPEN

#define RCC\_APB2LPENR\_TIM9LPEN 16

TIM9 Peripheral Clock in Low Power Mode Enable

## 4.84.2.10 RCC\_APB2LPENR\_USART1LPEN

#define RCC\_APB2LPENR\_USART1LPEN 4

USART1 Peripheral Clock in Low Power Mode Enable

# 4.84.2.11 RCC\_APB2LPENR\_USART6LPEN

#define RCC\_APB2LPENR\_USART6LPEN 5

USART6 Peripheral Clock in Low Power Mode Enable

# 4.85 RCC\_BDCR Bit Position Definitions

Bit position definitions for RCC\_BDCR register.

Collaboration diagram for RCC\_BDCR Bit Position Definitions:



## **Macros**

- #define RCC\_BDCR\_LSEON 0
- #define RCC\_BDCR\_LSERDY 1
- #define RCC\_BDCR\_LSEBYP 2
- #define RCC\_BDCR\_RTCSEL 8
- #define RCC\_BDCR\_RTCEN 15
- #define RCC\_BDCR\_BDRST 16

## 4.85.1 Detailed Description

Bit position definitions for RCC\_BDCR register.

### 4.85.2 Macro Definition Documentation

### 4.85.2.1 RCC BDCR BDRST

#define RCC\_BDCR\_BDRST 16

Backup Domain Software Reset

## 4.85.2.2 RCC\_BDCR\_LSEBYP

#define RCC\_BDCR\_LSEBYP 2

External Low-Speed Oscillator Bypass

## 4.85.2.3 RCC\_BDCR\_LSEON

#define RCC\_BDCR\_LSEON 0

External Low-Speed Oscillator Enable

## 4.85.2.4 RCC\_BDCR\_LSERDY

#define RCC\_BDCR\_LSERDY 1

External Low-Speed Oscillator Ready

## 4.85.2.5 RCC\_BDCR\_RTCEN

#define RCC\_BDCR\_RTCEN 15

RTC Clock Enable

## 4.85.2.6 RCC\_BDCR\_RTCSEL


#define RCC\_BDCR\_RTCSEL 8

RTC Clock Source Selection

# 4.86 RCC\_CSR Bit Position Definitions

Bit position definitions for RCC\_CSR register.

Collaboration diagram for RCC\_CSR Bit Position Definitions:



## **Macros**

- #define RCC\_CSR\_LSION 0
- #define RCC\_CSR\_LSIRDY 1
- #define RCC\_CSR\_RMVF 24
- #define RCC\_CSR\_OBLRSTF 25
- #define RCC\_CSR\_PINRSTF 26
- #define RCC\_CSR\_PORRSTF 27
- #define RCC\_CSR\_SFTRSTF 28
- #define RCC CSR IWDGRSTF 29
- #define RCC\_CSR\_WWDGRSTF 30
- #define RCC\_CSR\_LPWRRSTF 31

## 4.86.1 Detailed Description

Bit position definitions for RCC\_CSR register.

### 4.86.2 Macro Definition Documentation

## 4.86.2.1 RCC\_CSR\_IWDGRSTF

#define RCC\_CSR\_IWDGRSTF 29

Independent Watchdog Reset Flag

## 4.86.2.2 RCC\_CSR\_LPWRRSTF

#define RCC\_CSR\_LPWRRSTF 31

Low-Power Reset Flag

## 4.86.2.3 RCC\_CSR\_LSION

#define RCC\_CSR\_LSION 0

Internal Low-Speed Oscillator Enable

## 4.86.2.4 RCC\_CSR\_LSIRDY

#define RCC\_CSR\_LSIRDY 1

Internal Low-Speed Oscillator Ready

## 4.86.2.5 RCC\_CSR\_OBLRSTF

#define RCC\_CSR\_OBLRSTF 25

Option Byte Loader Reset Flag

## 4.86.2.6 RCC\_CSR\_PINRSTF

#define RCC\_CSR\_PINRSTF 26

PIN Reset Flag

## 4.86.2.7 RCC\_CSR\_PORRSTF

#define RCC\_CSR\_PORRSTF 27

POR/PDR Reset Flag

# 4.86.2.8 RCC\_CSR\_RMVF

#define RCC\_CSR\_RMVF 24

Remove Reset Flag

## 4.86.2.9 RCC\_CSR\_SFTRSTF

#define RCC\_CSR\_SFTRSTF 28

Software Reset Flag

## 4.86.2.10 RCC\_CSR\_WWDGRSTF


#define RCC\_CSR\_WWDGRSTF 30

Window Watchdog Reset Flag

# 4.87 RCC\_SSCGR Bit Position Definitions

Bit position definitions for RCC\_SSCGR register.

Collaboration diagram for RCC\_SSCGR Bit Position Definitions:



## **Macros**

- #define RCC\_SSCGR\_MODPER 0
- #define RCC\_SSCGR\_INCSTEP 13
- #define RCC\_SSCGR\_SPREADSEL 15
- #define RCC\_SSCGR\_SSCGEN 31

## 4.87.1 Detailed Description

Bit position definitions for RCC\_SSCGR register.

## 4.87.2 Macro Definition Documentation

## 4.87.2.1 RCC\_SSCGR\_INCSTEP

#define RCC\_SSCGR\_INCSTEP 13

Increase Step

## 4.87.2.2 RCC\_SSCGR\_MODPER

#define RCC\_SSCGR\_MODPER 0

Modulation Period

## 4.87.2.3 RCC\_SSCGR\_SPREADSEL

#define RCC\_SSCGR\_SPREADSEL 15

Spread Select

## 4.87.2.4 RCC\_SSCGR\_SSCGEN


#define RCC\_SSCGR\_SSCGEN 31

Spread Spectrum Clock Generation Enable

# 4.88 RCC PLLI2SCFGR Bit Position Definitions

Bit position definitions for RCC\_PLLI2SCFGR register.

Collaboration diagram for RCC\_PLLI2SCFGR Bit Position Definitions:



### **Macros**

- #define RCC\_PLLI2SCFGR\_PLLI2SN 6
- #define RCC\_PLLI2SCFGR\_PLLI2SR 28

## 4.88.1 Detailed Description

Bit position definitions for RCC\_PLLI2SCFGR register.

### 4.88.2 Macro Definition Documentation

## 4.88.2.1 RCC\_PLLI2SCFGR\_PLLI2SN

#define RCC\_PLLI2SCFGR\_PLLI2SN 6

PLLI2S N Factor

4.89 Generic Macros 125

### 4.88.2.2 RCC\_PLLI2SCFGR\_PLLI2SR

#define RCC\_PLLI2SCFGR\_PLLI2SR 28

PLLI2S R Factor

## 4.89 Generic Macros

Generic macros for enabling/disabling, setting/resetting, and handling flags.

Collaboration diagram for Generic Macros:



## **Macros**

- #define ENABLE 1
- #define DISABLE 0
- #define SET ENABLE
- #define RESET DISABLE
- #define GPIO PIN SET SET
- #define GPIO\_PIN\_RESET RESET
- #define FLAG\_SET SET
- #define FLAG\_RESET RESET

## 4.89.1 Detailed Description

Generic macros for enabling/disabling, setting/resetting, and handling flags.

## 4.89.2 Macro Definition Documentation

### 4.89.2.1 DISABLE

#define DISABLE 0

Disable macro

## 4.89.2.2 ENABLE

#define ENABLE 1

Enable macro

# 4.89.2.3 FLAG\_RESET

#define FLAG\_RESET RESET

Flag reset macro

## 4.89.2.4 FLAG\_SET

#define FLAG\_SET SET

Flag set macro

# 4.89.2.5 GPIO\_PIN\_RESET

#define GPIO\_PIN\_RESET RESET

GPIO Pin reset macro

# 4.89.2.6 **GPIO\_PIN\_SET**

#define GPIO\_PIN\_SET SET

GPIO Pin set macro

## 4.89.2.7 RESET

#define RESET DISABLE

Reset macro

## 4.89.2.8 SET

#define SET ENABLE


Set macro

4.90 GPIO Driver 127

# 4.90 GPIO Driver

GPIO driver APIs for STM32F407xx MCU.

Collaboration diagram for GPIO Driver:



### **Modules**

GPIO Macros

Macros for GPIO configuration and settings.

• GPIO APIs

APIs supported by the GPIO driver.

## **Classes**

• struct GPIO\_PinConfig\_t

Configuration structure for GPIO pin.

• struct GPIO\_Handle\_t

Handle structure for GPIO pin.

### **Variables**

- uint32\_t GPIO\_PinConfig\_t::GPIO\_PinNumber
- uint32 t GPIO PinConfig t::GPIO PinMode
- uint32\_t GPIO\_PinConfig\_t::GPIO\_PinSpeed
- uint32\_t GPIO\_PinConfig\_t::GPIO\_PinPuPdControl
- uint32\_t GPIO\_PinConfig\_t::GPIO\_PinPinOPType
- uint32\_t GPIO\_PinConfig\_t::GPIO\_PinAltFunMode
- GPIO\_RegDef\_t \* GPIO\_Handle\_t::pGPIOx
- GPIO\_PinConfig\_t GPIO\_Handle\_t::GPIO\_PinConfig

## 4.90.1 Detailed Description

GPIO driver APIs for STM32F407xx MCU.

# 4.90.2 Variable Documentation

## 4.90.2.1 GPIO\_PinAltFunMode

```
uint32_t GPIO_PinConfig_t::GPIO_PinAltFunMode
```

Specifies the alternate function mode of the GPIO pin.

## 4.90.2.2 GPIO\_PinConfig

```
GPIO_PinConfig_t GPIO_Handle_t::GPIO_PinConfig
```

Holds GPIO pin configuration settings.

### 4.90.2.3 GPIO\_PinMode

```
uint32_t GPIO_PinConfig_t::GPIO_PinMode
```

Specifies the mode of the GPIO pin.

## 4.90.2.4 GPIO\_PinNumber

```
\verb"uint32_t GPIO_PinConfig_t::GPIO_PinNumber"
```

Specifies the GPIO pin number.

## 4.90.2.5 GPIO\_PinPinOPType

```
uint32_t GPIO_PinConfig_t::GPIO_PinPinOPType
```

Specifies the output type of the GPIO pin.

## 4.90.2.6 GPIO\_PinPuPdControl

```
uint32_t GPIO_PinConfig_t::GPIO_PinPuPdControl
```

Specifies the pull-up/pull-down configuration for the GPIO pin.

## 4.90.2.7 GPIO\_PinSpeed

uint32\_t GPIO\_PinConfig\_t::GPIO\_PinSpeed

Specifies the speed of the GPIO pin.

4.91 GPIO Macros

### 4.90.2.8 pGPIOx


```
GPIO_RegDef_t* GPIO_Handle_t::pGPIOx
```

Holds the base address of the GPIO port to which the pin belongs.

# 4.91 GPIO Macros

Macros for GPIO configuration and settings.

Collaboration diagram for GPIO Macros:



### **Modules**

• GPIO Pin Numbers

Possible GPIO pin numbers.

• GPIO Pin Modes

Possible GPIO pin modes.

• GPIO Output Speeds

Possible GPIO pin output speeds.

• GPIO Pull-up/Pull-down Configurations

Possible GPIO pin pull-up and pull-down configurations.

· GPIO Output Types

Possible GPIO pin output types.


## 4.91.1 Detailed Description

Macros for GPIO configuration and settings.

## 4.92 GPIO Pin Numbers

Possible GPIO pin numbers.

Collaboration diagram for GPIO Pin Numbers:



### **Macros**

- #define GPIO PIN NO 00
- #define GPIO\_PIN\_NO\_1 1
- #define GPIO\_PIN\_NO\_2 2
- #define GPIO\_PIN\_NO\_3 3
- #define GPIO\_PIN\_NO\_4 4
- #define GPIO PIN NO 55
- #define GPIO\_PIN\_NO\_6 6
- #define GPIO\_PIN\_NO\_77
- #define GPIO\_PIN\_NO\_8 8
- #define GPIO\_PIN\_NO\_9 9
- #define GPIO\_PIN\_NO\_10 10
- #define GPIO\_PIN\_NO\_11 11
- #define **GPIO\_PIN\_NO\_12** 12
- #define GPIO\_PIN\_NO\_13 13
- #define GPIO\_PIN\_NO\_14 14
- #define GPIO PIN NO 15 15


## 4.92.1 Detailed Description

Possible GPIO pin numbers.

## 4.93 GPIO Pin Modes

Possible GPIO pin modes.

Collaboration diagram for GPIO Pin Modes:



4.93 GPIO Pin Modes

## **Macros**

```
• #define GPIO_MODE_IN 0
```

- #define GPIO\_MODE\_OUT 1
- #define GPIO\_MODE\_ALTFN 2
- #define GPIO\_MODE\_ANALOG 3
- #define GPIO\_MODE\_IT\_FT 4
- #define GPIO\_MODE\_IT\_RT 5
- #define GPIO\_MODE\_IT\_RFT 6

## 4.93.1 Detailed Description

Possible GPIO pin modes.

## 4.93.2 Macro Definition Documentation

# 4.93.2.1 GPIO\_MODE\_ALTFN

```
#define GPIO_MODE_ALTFN 2
```

GPIO Alternate Function mode.

## 4.93.2.2 GPIO\_MODE\_ANALOG

```
#define GPIO_MODE_ANALOG 3
```

GPIO Analog mode.

## 4.93.2.3 **GPIO\_MODE\_IN**

```
#define GPIO_MODE_IN 0
```

GPIO Input mode.

# 4.93.2.4 GPIO\_MODE\_IT\_FT

```
#define GPIO_MODE_IT_FT 4
```

GPIO Interrupt Falling-Edge Trigger mode.

# 4.93.2.5 GPIO\_MODE\_IT\_RFT

```
#define GPIO_MODE_IT_RFT 6
```

GPIO Interrupt Rising-Falling Edge Trigger mode.

## 4.93.2.6 GPIO\_MODE\_IT\_RT

```
#define GPIO_MODE_IT_RT 5
```

GPIO Interrupt Rising-Edge Trigger mode.

# 4.93.2.7 GPIO\_MODE\_OUT


```
#define GPIO_MODE_OUT 1
```

GPIO Output mode.

# 4.94 GPIO Output Speeds

Possible GPIO pin output speeds.

Collaboration diagram for GPIO Output Speeds:



### **Macros**

- #define GPIO\_SPEED\_LOW 0
- #define GPIO\_SPEED\_MEDIUM 1
- #define GPIO\_SPEED\_FAST 2
- #define GPIO\_SPEED\_HIGH 3

# 4.94.1 Detailed Description

Possible GPIO pin output speeds.

### 4.94.2 Macro Definition Documentation

## 4.94.2.1 GPIO\_SPEED\_FAST

#define GPIO\_SPEED\_FAST 2

GPIO Output speed Fast.

## 4.94.2.2 GPIO\_SPEED\_HIGH

#define GPIO\_SPEED\_HIGH 3

GPIO Output speed High.

## 4.94.2.3 GPIO\_SPEED\_LOW

#define GPIO\_SPEED\_LOW 0

GPIO Output speed Low.

## 4.94.2.4 GPIO\_SPEED\_MEDIUM

#define GPIO\_SPEED\_MEDIUM 1

GPIO Output speed Medium.

# 4.95 GPIO Pull-up/Pull-down Configurations

Possible GPIO pin pull-up and pull-down configurations.

Collaboration diagram for GPIO Pull-up/Pull-down Configurations:



## **Macros**

- #define GPIO NO PUPD 0
- #define GPIO\_PIN\_PU 1
- #define GPIO\_PIN\_PD 2

# 4.95.1 Detailed Description

Possible GPIO pin pull-up and pull-down configurations.

## 4.95.2 Macro Definition Documentation

# 4.95.2.1 GPIO\_NO\_PUPD

#define GPIO\_NO\_PUPD 0

No pull-up/pull-down configuration.

# 4.95.2.2 GPIO\_PIN\_PD

#define GPIO\_PIN\_PD 2

GPIO Pull-down configuration.

## 4.95.2.3 GPIO\_PIN\_PU

#define GPIO\_PIN\_PU 1

GPIO Pull-up configuration.

# 4.96 GPIO Output Types

Possible GPIO pin output types.

Collaboration diagram for GPIO Output Types:



## **Macros**

- #define GPIO\_OP\_TYPE\_PP 0
- #define GPIO\_OP\_TYPE\_OD 1

# 4.96.1 Detailed Description

Possible GPIO pin output types.

4.97 GPIO APIs 135

### 4.96.2 Macro Definition Documentation

### 4.96.2.1 GPIO\_OP\_TYPE\_OD

#define GPIO\_OP\_TYPE\_OD 1

GPIO Output type Open-Drain mode.

## 4.96.2.2 GPIO\_OP\_TYPE\_PP

#define GPIO\_OP\_TYPE\_PP 0

GPIO Output type Push-Pull mode.

## 4.97 GPIO APIs

APIs supported by the GPIO driver.

Collaboration diagram for GPIO APIs:



### **Functions**

• void GPIO\_PeripheralClockControl (GPIO\_RegDef\_t \*pGPIOx, uint8\_t EnorDi)

Enables or disables the peripheral clock for the GPIO port.

• void GPIO\_Init (GPIO\_Handle\_t \*pGPIOHandle)

Initializes the GPIO port pin according to the configuration.

void GPIO\_DeInit (GPIO\_RegDef\_t \*pGPIOx)

Deinitializes the GPIO port.

uint8\_t GPIO\_ReadFromInputPin (GPIO\_RegDef\_t \*pGPIOx, uint8\_t PinNumber)

Reads a value from a specific GPIO pin.

uint16\_t GPIO\_ReadFromInputPort (GPIO\_RegDef\_t \*pGPIOx)

Reads a value from the entire GPIO port.

• void GPIO\_WriteToOutputPin (GPIO\_RegDef\_t \*pGPIOx, uint16\_t PinNumber, uint8\_t value)

Writes a value to a specific GPIO pin.

void GPIO\_WriteToOutputPort (GPIO\_RegDef\_t \*pGPIOx, uint16\_t value)

Writes a value to the entire GPIO port.

• void GPIO\_ToggleOutputPin (GPIO\_RegDef\_t \*pGPIOx, uint16\_t PinNumber)

Toggles the output value of a specific GPIO pin.

• void GPIO\_IRQInterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configures the IRQ for a specific GPIO pin.

• void GPIO\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQpriority)

Configures the priority for a specific IRQ.

void GPIO\_IRQHandling (uint16\_t PinNumber)

Handles the IRQ for a specific GPIO pin.

# 4.97.1 Detailed Description

APIs supported by the GPIO driver.

## 4.97.2 Function Documentation

## 4.97.2.1 GPIO\_DeInit()

Deinitializes the GPIO port.

### **Parameters**

Deinitializes the GPIO port.

### **Parameters**

pGPIOx	Pointer to GPIO port
--------	----------------------

## 4.97.2.2 GPIO\_Init()

Initializes the GPIO port pin according to the configuration.

### **Parameters**

pGPIOHandle	Pointer to the GPIO handle structure.

Initializes the GPIO port pin according to the configuration.

### **Parameters**

nGPIOHandle	Pointer to GPIO	Handle	t structure
pai loi lallule		1 lallule	Siluciule

4.97 GPIO APIs 137

## 4.97.2.3 GPIO\_IRQHandling()

Handles the IRQ for a specific GPIO pin.

## **Parameters**

PinNumber GPIO pin number.	mber.
----------------------------	-------

Handles the IRQ for a specific GPIO pin.

### **Parameters**

PinNumber	GPIO pin number
-----------	-----------------

## 4.97.2.4 GPIO\_IRQInterruptConfig()

Configures the IRQ for a specific GPIO pin.

### **Parameters**

IRQNumber	IRQ number.
EnorDi	ENABLE to enable IRQ, DISABLE to disable IRQ.

Configures the IRQ for a specific GPIO pin.

### **Parameters**

IRQNumber	IRQ number
EnorDi	ENABLE or DISABLE macros

## 4.97.2.5 GPIO\_IRQPriorityConfig()

Configures the priority for a specific IRQ.

### **Parameters**

IRQNumber	IRQ number.
IRQpriority	Priority value.

Configures the priority for a specific IRQ.

### **Parameters**

IRQNumber	IRQ number
IRQpriority	Priority of the IRQ

## 4.97.2.6 GPIO\_PeripheralClockControl()

Enables or disables the peripheral clock for the GPIO port.

### **Parameters**

pGPIOx	Pointer to the GPIO peripheral.
EnorDi	ENABLE to enable clock, DISABLE to disable clock.

Enables or disables the peripheral clock for the GPIO port.

## **Parameters**

pGPIOx	Pointer to GPIO port
EnorDi	ENABLE or DISABLE macros

## 4.97.2.7 GPIO\_ReadFromInputPin()

Reads a value from a specific GPIO pin.

## **Parameters**

pGPIOx	Pointer to the GPIO peripheral.
PinNumber	GPIO pin number.

4.97 GPIO APIs 139

### Returns

uint8\_t 1 if the pin is set, 0 if the pin is reset.

Reads a value from a specific GPIO pin.

### **Parameters**

pGPIOx	Pointer to GPIO port
PinNumber	GPIO pin number

### Returns

uint8\_t Value of the pin (0 or 1)

## 4.97.2.8 GPIO\_ReadFromInputPort()

Reads a value from the entire GPIO port.

## **Parameters**

o the GPIO peripheral.	pGPIOx
------------------------	--------

### Returns

uint16\_t Content of the input data register.

Reads a value from the entire GPIO port.

#### **Parameters**

pGPIOx	Pointer to GPIO port
--------	----------------------

### Returns

uint16\_t Value of the GPIO port

# 4.97.2.9 GPIO\_ToggleOutputPin()

Toggles the output value of a specific GPIO pin.

## **Parameters**

pGPIOx	Pointer to the GPIO peripheral.
PinNumber	GPIO pin number.

Toggles the output value of a specific GPIO pin.

## **Parameters**

pGPIOx	Pointer to GPIO port
PinNumber	GPIO pin number

# 4.97.2.10 GPIO\_WriteToOutputPin()

Writes a value to a specific GPIO pin.

## **Parameters**

pGPIOx	Pointer to the GPIO peripheral.
PinNumber	GPIO pin number.
value	Value to write (1 or 0).

Writes a value to a specific GPIO pin.

## **Parameters**

pGPIOx	Pointer to GPIO port
PinNumber	GPIO pin number
value	Value to be written (SET or RESET)

## 4.97.2.11 GPIO\_WriteToOutputPort()

Writes a value to the entire GPIO port.

4.98 I2C Driver 141

## **Parameters**

pGPIOx	Pointer to the GPIO peripheral.
value	Value to write.

Writes a value to the entire GPIO port.


# **Parameters**

pGPIOx	Pointer to GPIO port
value	Value to be written to the GPIO port

# 4.98 I2C Driver

I2C driver APIs for STM32F407xx MCU.

Collaboration diagram for I2C Driver:



# **Modules**

• I2C Macros

Macros related to I2C configuration, flags, and events.

• I2C APIs

APIs supported by the I2C driver.

## **Classes**

• struct I2C\_Config\_t

Configuration structure for I2C peripheral.

struct I2C\_Handle\_t

Handle structure for I2C peripheral.

## **Variables**

- uint32\_t I2C\_Config\_t::I2C\_SCLspeed
- uint8\_t I2C\_Config\_t::I2C\_DeviceAdress
- uint8\_t I2C\_Config\_t::I2C\_ACKControl
- uint8\_t I2C\_Config\_t::I2C\_FMDutyCycle
- I2C\_RegDef\_t \* I2C\_Handle\_t::pI2Cx
- I2C\_Config\_t I2C\_Handle\_t::I2C\_Config
- uint8\_t \* I2C\_Handle\_t::pTxBuffer
- uint8\_t \* I2C\_Handle\_t::pRxBuffer
- uint32\_t I2C\_Handle\_t::TxLen
- uint32 t I2C Handle t::RxLen
- uint8\_t I2C\_Handle\_t::TxRxState
- uint8\_t I2C\_Handle\_t::DevAddr
- uint32\_t I2C\_Handle\_t::RxSize
- uint8\_t I2C\_Handle\_t::Sr


## 4.98.1 Detailed Description

I2C driver APIs for STM32F407xx MCU.

## **4.99 I2C Macros**

Macros related to I2C configuration, flags, and events.

Collaboration diagram for I2C Macros:



## **Modules**

• I2C Application States

Possible states of the I2C application.

I2C Serial Clock Speed Options

Options for I2C serial clock speed.

• I2C ACK Control Options

Options for controlling the ACK mechanism in I2C communication.

• I2C Fast Mode Duty Cycle Options

Options for fast mode duty cycle in I2C communication.

• I2C Status Flags

Flags indicating various status conditions in I2C communication.

I2C Repeated Start Macros

Macros for enabling or disabling repeated start conditions in I2C communication.

I2C Application Event Macros

Macros for I2C application events.

# 4.99.1 Detailed Description

Macros related to I2C configuration, flags, and events.

# 4.100 I2C Application States

Possible states of the I2C application.

Collaboration diagram for I2C Application States:



## **Macros**

- #define I2C\_READY 0
- #define I2C\_BUSY\_IN\_RX 1
- #define I2C\_BUSY\_IN\_TX 2

## 4.100.1 Detailed Description

Possible states of the I2C application.

## 4.100.2 Macro Definition Documentation

## 4.100.2.1 I2C\_BUSY\_IN\_RX

```
#define I2C_BUSY_IN_RX 1
```

I2C application is busy receiving data.

## 4.100.2.2 I2C\_BUSY\_IN\_TX

```
#define I2C_BUSY_IN_TX 2
```

I2C application is busy transmitting data.

## 4.100.2.3 I2C\_READY


```
#define I2C_READY 0
```

I2C application is ready for communication.

# 4.101 I2C Serial Clock Speed Options

Options for I2C serial clock speed.

Collaboration diagram for I2C Serial Clock Speed Options:



# **Macros**

- #define I2C\_SC\_SPEED\_SM 100000
- #define I2C\_SC\_SPEED\_FM4K 400000
- #define I2C\_SC\_SPEED\_FM2K 200000

# 4.101.1 Detailed Description

Options for I2C serial clock speed.

### 4.101.2 Macro Definition Documentation

## 4.101.2.1 I2C\_SC\_SPEED\_FM2K

#define I2C\_SC\_SPEED\_FM2K 200000

Fast mode serial clock speed, up to 200 KHz.

### 4.101.2.2 I2C SC SPEED FM4K

#define I2C\_SC\_SPEED\_FM4K 400000

Fast mode serial clock speed, up to 400 KHz.

## 4.101.2.3 I2C\_SC\_SPEED\_SM

#define I2C\_SC\_SPEED\_SM 100000

Standard mode serial clock speed, up to 100 KHz.

# 4.102 I2C ACK Control Options

Options for controlling the ACK mechanism in I2C communication.

Collaboration diagram for I2C ACK Control Options:



### **Macros**

- #define I2C\_ACK\_ENABLE 1
- #define I2C\_ACK\_DISABLE 0

# 4.102.1 Detailed Description

Options for controlling the ACK mechanism in I2C communication.

## 4.102.2 Macro Definition Documentation

## 4.102.2.1 I2C\_ACK\_DISABLE

```
#define I2C_ACK_DISABLE 0
```

Disable ACK mechanism (default behavior).

## 4.102.2.2 I2C\_ACK\_ENABLE

```
#define I2C_ACK_ENABLE 1
```

Enable ACK mechanism.

# 4.103 I2C Fast Mode Duty Cycle Options

Options for fast mode duty cycle in I2C communication.

Collaboration diagram for I2C Fast Mode Duty Cycle Options:



## **Macros**

- #define I2C\_FM\_DUTY\_2 0
- #define I2C\_FM\_DUTY\_16\_9 1

## 4.103.1 Detailed Description

Options for fast mode duty cycle in I2C communication.

4.104 I2C Status Flags

### 4.103.2 Macro Definition Documentation

## 4.103.2.1 I2C\_FM\_DUTY\_16\_9

```
#define I2C_FM_DUTY_16_9 1
```

Fast mode duty cycle option: Tlow/THigh = 16/9.

## 4.103.2.2 I2C\_FM\_DUTY\_2


```
#define I2C_FM_DUTY_2 0
```

Fast mode duty cycle option: Tlow/THigh = 2.

# 4.104 I2C Status Flags

Flags indicating various status conditions in I2C communication.

Collaboration diagram for I2C Status Flags:



## **Macros**

- #define I2C\_FLAG\_SB (1 << I2C\_SR1\_SB)</li>
- #define I2C\_FLAG\_ADDR (1 << I2C\_SR1\_ADDR)</li>
- #define I2C\_FLAG\_BTF (1 << I2C\_SR1\_BTF)</li>
- #define I2C\_FLAG\_ADD10 (1 << I2C\_SR1\_ADD10)
- #define I2C\_FLAG\_STOPF (1 << I2C\_SR1\_STOPF)</li>
- #define I2C FLAG RxNE (1 << I2C SR1 RxNE)
- #define I2C\_FLAG\_TxE (1 << I2C\_SR1\_TxE)</li>
- #define I2C\_FLAG\_BERR (1 << I2C\_SR1\_BERR)
- #define I2C\_FLAG\_ARLO (1 << I2C\_SR1\_ARLO)</li>
- #define I2C\_FLAG\_AF (1 << I2C\_SR1\_AF)</li>
- #define I2C\_FLAG\_OVR (1 << I2C\_SR1\_OVR)</li>
- #define I2C\_FLAG\_PECERR (1 << I2C\_SR1\_PECERR)
- #define I2C\_FLAG\_TIMEOUT (1 << I2C\_SR1\_TIMEOUT)</li>
- #define I2C\_FLAG\_SMBALERT (1 << I2C\_SR1\_SMBALERT)</li>

# 4.104.1 Detailed Description

Flags indicating various status conditions in I2C communication.

## 4.104.2 Macro Definition Documentation

## 4.104.2.1 I2C\_FLAG\_ADD10

```
#define I2C_FLAG_ADD10 (1 << I2C_SR1_ADD10)</pre>
```

10-bit header sent flag.

## 4.104.2.2 I2C\_FLAG\_ADDR

```
#define I2C_FLAG_ADDR (1 << I2C_SR1_ADDR)</pre>
```

Address sent flag.

## 4.104.2.3 I2C\_FLAG\_AF

```
#define I2C_FLAG_AF (1 << I2C_SR1_AF)</pre>
```

Acknowledge failure flag.

## 4.104.2.4 I2C\_FLAG\_ARLO

```
#define I2C_FLAG_ARLO (1 << I2C_SR1_ARLO)</pre>
```

Arbitration lost error flag.

# 4.104.2.5 I2C\_FLAG\_BERR

```
#define I2C_FLAG_BERR (1 << I2C_SR1_BERR)</pre>
```

Bus error flag.

### 4.104.2.6 I2C\_FLAG\_BTF

```
#define I2C_FLAG_BTF (1 << I2C_SR1_BTF)</pre>
```

Byte transfer finished flag.

4.104 I2C Status Flags 149

## 4.104.2.7 I2C\_FLAG\_OVR

```
#define I2C_FLAG_OVR (1 << I2C_SR1_OVR)</pre>
```

Overrun/underrun error flag.

## 4.104.2.8 I2C\_FLAG\_PECERR

```
#define I2C_FLAG_PECERR (1 << I2C_SR1_PECERR)</pre>
```

PEC error in reception flag.

## 4.104.2.9 I2C\_FLAG\_RxNE

```
#define I2C_FLAG_RxNE (1 << I2C_SR1_RxNE)</pre>
```

Receive data register not empty flag.

#### 4.104.2.10 I2C\_FLAG\_SB

```
#define I2C_FLAG_SB (1 << I2C_SR1_SB)</pre>
```

Start bit flag.

## 4.104.2.11 I2C\_FLAG\_SMBALERT

```
#define I2C_FLAG_SMBALERT (1 << I2C_SR1_SMBALERT)</pre>
```

SMBus alert flag.

## 4.104.2.12 I2C\_FLAG\_STOPF

```
#define I2C_FLAG_STOPF (1 << I2C_SR1_STOPF)</pre>
```

Stop detection flag.

## 4.104.2.13 I2C\_FLAG\_TIMEOUT

```
#define I2C_FLAG_TIMEOUT (1 << I2C_SR1_TIMEOUT)</pre>
```

Timeout error flag.

## 4.104.2.14 I2C\_FLAG\_TxE


```
\texttt{\#define I2C\_FLAG\_TxE (1 << I2C\_SR1\_TxE)}
```

Transmit data register empty flag.

# 4.105 I2C Repeated Start Macros

Macros for enabling or disabling repeated start conditions in I2C communication.

Collaboration diagram for I2C Repeated Start Macros:



#### **Macros**

- #define I2C\_ENABLE\_SR SET
- #define I2C\_DISABLE\_SR RESET

## 4.105.1 Detailed Description

Macros for enabling or disabling repeated start conditions in I2C communication.

## 4.105.2 Macro Definition Documentation

## 4.105.2.1 I2C\_DISABLE\_SR

#define I2C\_DISABLE\_SR RESET

Macro to disable repeated start condition (RESET).

## 4.105.2.2 I2C\_ENABLE\_SR


#define I2C\_ENABLE\_SR SET

Macro to enable repeated start condition (SET).

# 4.106 I2C Application Event Macros

Macros for I2C application events.

Collaboration diagram for I2C Application Event Macros:



## **Macros**

- #define I2C\_EV\_TX\_CMPLT 0
- #define I2C\_EV\_RX\_CMPLT 1
- #define I2C\_EV\_STOP 2
- #define I2C\_ERROR\_BERR 3
- #define I2C\_ERROR\_ARLO 4
- #define I2C\_ERROR\_AF 5
- #define I2C\_ERROR\_OVR 6
- #define I2C\_ERROR\_TIMEOUT 7
- #define I2C\_EV\_DATA\_REQ 8
- #define I2C\_EV\_DATA\_RCV 9

## 4.106.1 Detailed Description

Macros for I2C application events.

## 4.106.2 Macro Definition Documentation

## 4.106.2.1 I2C\_ERROR\_AF

#define I2C\_ERROR\_AF 5

Event: Acknowledge failure.

## 4.106.2.2 I2C\_ERROR\_ARLO

#define I2C\_ERROR\_ARLO 4

Event: Arbitration lost error.

## 4.106.2.3 I2C\_ERROR\_BERR

#define I2C\_ERROR\_BERR 3

Event: Bus error.

## 4.106.2.4 I2C\_ERROR\_OVR

#define I2C\_ERROR\_OVR 6

Event: Overrun/underrun error.

## 4.106.2.5 I2C\_ERROR\_TIMEOUT

#define I2C\_ERROR\_TIMEOUT 7

Event: Timeout error.

## 4.106.2.6 I2C\_EV\_DATA\_RCV

#define I2C\_EV\_DATA\_RCV 9

Event: Data reception.

## 4.106.2.7 I2C\_EV\_DATA\_REQ

#define I2C\_EV\_DATA\_REQ 8

Event: Data request.

## 4.106.2.8 I2C\_EV\_RX\_CMPLT

#define I2C\_EV\_RX\_CMPLT 1

Event: Reception complete.

## 4.106.2.9 I2C\_EV\_STOP

#define I2C\_EV\_STOP 2

Event: Stop condition.

## 4.106.2.10 I2C\_EV\_TX\_CMPLT

#define I2C\_EV\_TX\_CMPLT 0

Event: Transmission complete.

4.107 I2C APIs 153

## 4.107 I2C APIs

APIs supported by the I2C driver.

Collaboration diagram for I2C APIs:



#### **Functions**

void I2C\_PeriClockControl (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Controls the peripheral clock of the I2C peripheral.

void I2C Init (I2C Handle t \*pI2CHandle)

Initializes the I2C peripheral.

void I2C\_DeInit (I2C\_RegDef\_t \*pI2Cx)

Deinitializes the I2C peripheral.

void I2C\_MasterSendData (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pTxBuffer, uint32\_t Len, uint8\_t SlaveAddr, uint8\_t SR)

Sends data in master mode over the I2C bus.

void I2C\_MasterReceiveData (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pRxBuffer, uint8\_t Len, uint8\_t Slave
 — Addr, uint8\_t SR)

Receives data in master mode over the I2C bus.

• void I2C\_SlaveSendData (I2C\_RegDef\_t \*pI2Cx, uint8\_t data)

Sends a single byte of data in slave mode over the I2C bus.

uint8\_t I2C\_SlaveReceiveData (I2C\_RegDef\_t \*pI2Cx)

Receives a single byte of data in slave mode over the I2C bus.

uint8\_t l2C\_MasterSendDatalT (l2C\_Handle\_t \*pl2CHandle, uint8\_t \*pTxBuffer, uint32\_t Len, uint8\_←
t SlaveAddr, uint8\_t SR)

Sends data in master mode over the I2C bus with interrupt support.

uint8\_t I2C\_MasterReceiveDataIT (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pRxBuffer, uint8\_t Len, uint8\_← t SlaveAddr, uint8 t SR)

Receives data in master mode over the I2C bus with interrupt support.

void I2C\_CloseSendData (I2C\_Handle\_t \*pI2CHandle)

Closes the transmission process.

• void I2C\_CloseReceiveData (I2C\_Handle\_t \*pI2CHandle)

Closes the reception process.

• void I2C\_IRQInterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configures IRQ interrupt for the I2C peripheral.

void I2C\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Configures IRQ priority for the I2C peripheral.

• void I2C\_EV\_IRQHandling (I2C\_Handle\_t \*pI2CHandle)

Handles I2C event interrupt.

void I2C\_ER\_IRQHandling (I2C\_Handle\_t \*pI2CHandle)

Handles I2C error interrupt.

void I2C\_PeripheralControl (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Controls peripheral operation in master mode.

• uint8\_t I2C\_GetFlagStatus (I2C\_RegDef\_t \*pI2Cx, uint32\_t FlagName)

Retrieves the flag status of the specified I2C flag.

void I2C\_ManageAcking (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Manages ACKing during I2C communication.

void I2C GenerateStopCondition (I2C RegDef t \*pI2Cx)

Generates a stop condition on the I2C bus.

• void I2C\_SlaveEnableDisableCallbackEvents (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Enables or disables callback events for the I2C slave.

void I2C\_ApplicationEventCallback (I2C\_Handle\_t \*pI2CHandle, uint8\_t AppEv)

Handles application events for the I2C communication.

## 4.107.1 Detailed Description

APIs supported by the I2C driver.

## 4.107.2 Function Documentation

## 4.107.2.1 I2C\_ApplicationEventCallback()

Handles application events for the I2C communication.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
AppEv	Application event to be handled.

Handles application events for the I2C communication.

This function serves as a callback that can be overridden by the application to handle I2C-related events. It is called when specific events occur during I2C communication and allows the application to take custom actions.

pl2CHandle	Pointer to the I2C handle structure.
AppEv	I2C application event.

4.107 I2C APIs 155

Note

This is a weak implementation, and the application can override this function to provide custom event handling.

## 4.107.2.2 I2C\_CloseReceiveData()

Closes the reception process.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
------------	--------------------------------------

Closes the reception process.

#### **Parameters**

## 4.107.2.3 I2C\_CloseSendData()

Closes the transmission process.

## **Parameters**

10011 "	D. I
pl2CHandle	Pointer to the I2C handle structure.

Closes the transmission process.

### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.

## 4.107.2.4 I2C\_Delnit()

Deinitializes the I2C peripheral.

#### **Parameters**

pI2Cx	Pointer to the I2C peripheral.
pl2Cx	Pointer to the I2C peripheral register structure.

## 4.107.2.5 I2C\_ER\_IRQHandling()

Handles I2C error interrupt.

## **Parameters**

Handles I2C error interrupt.

#### **Parameters**

pl2CHandle Pointer to the I2C handle stru	ucture.
---	---------

## 4.107.2.6 I2C\_EV\_IRQHandling()

Handles I2C event interrupt.

## **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
------------	--------------------------------------

Handles I2C event interrupt.

pl2CHandle Pointer to the I2C handle structure	€.
--	----

4.107 I2C APIs 157

## 4.107.2.7 I2C\_GenerateStopCondition()

```
void I2C_GenerateStopCondition ( {\tt I2C\_RegDef\_t} \ * \ p{\tt I2Cx} \ )
```

Generates a stop condition on the I2C bus.

## **Parameters**

pl2Cx Pointer to the	e I2C peripheral.
----------------------	-------------------

Generates a stop condition on the I2C bus.

#### **Parameters**

## 4.107.2.8 I2C\_GetFlagStatus()

Retrieves the flag status of the specified I2C flag.

#### **Parameters**

pI2Cx	Pointer to the I2C peripheral.
FlagName	Flag to check.

#### Returns

```
uint8_t FLAG_SET if flag is set, FLAG_RESET if not.
```

Retrieves the flag status of the specified I2C flag.

## **Parameters**

pI2Cx	Pointer to the I2C peripheral.
FlagName	The flag to check status for.

## Returns

uint8\_t FLAG\_SET if the flag is set, FLAG\_RESET if not set.

# 4.107.2.9 I2C\_Init()

Initializes the I2C peripheral.

## **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
------------	--------------------------------------

Initializes the I2C peripheral.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
------------	--------------------------------------

## 4.107.2.10 I2C\_IRQInterruptConfig()

Configures IRQ interrupt for the I2C peripheral.

## **Parameters**

IRQNumber	IRQ number.	
EnorDi	ENABLE to enable the IRQ, DISABLE to disable.	

Configures IRQ interrupt for the I2C peripheral.

#### **Parameters**

IRQNumber	IRQ number to be configured.
EnorDi	Enable or disable the IRQ (ENABLE or DISABLE).

## 4.107.2.11 I2C\_IRQPriorityConfig()

Configures IRQ priority for the I2C peripheral.

4.107 I2C APIs 159

#### **Parameters**

IRQNumber	IRQ number.
IRQPriority	IRQ priority value.

Configures IRQ priority for the I2C peripheral.

#### **Parameters**

IRQNumber	IRQ number to be configured.
IRQPriority	Priority to be set for the IRQ.

## 4.107.2.12 I2C\_ManageAcking()

Manages ACKing during I2C communication.

#### **Parameters**

pl2Cx	Pointer to the I2C peripheral.
Enor⊷	I2C_ACK_ENABLE to enable ACKing, I2C_ACK_DISABLE to disable.
Di	

Manages ACKing during I2C communication.

## **Parameters**

pl2Cx	Pointer to the I2C peripheral.
Enor⊷	I2C_ACK_ENABLE to enable acknowledgment, I2C_ACK_DISABLE to disable acknowledgment.
Di	

## 4.107.2.13 I2C\_MasterReceiveData()

Receives data in master mode over the I2C bus.

## **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pRxBuffer	Pointer to the receive buffer.
Len	Length of data to be received.
SlaveAddr	Slave address to communicate with.
SR	Repeated start setting.

Receives data in master mode over the I2C bus.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pRxBuffer	Pointer to the receive buffer.
Len	Number of bytes to receive.
SlaveAddr	Address of the slave device.
SR	Generate Stop Condition after the transaction (ENABLE or DISABLE).

## 4.107.2.14 I2C\_MasterReceiveDataIT()

Receives data in master mode over the I2C bus with interrupt support.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pRxBuffer	Pointer to the receive buffer.
Len	Length of data to be received.
SlaveAddr	Slave address to communicate with.
SR	Repeated start setting.

## Returns

uint8\_t Status flag.

Receives data in master mode over the I2C bus with interrupt support.

pl2CHandle	Pointer to the I2C handle structure.
pRxBuffer	Pointer to the receive buffer.

4.107 I2C APIs 161

#### **Parameters**

Len	Number of bytes to receive.
SlaveAddr	Address of the slave device.
Sr	Generate Repeated Start condition (ENABLE or DISABLE).

## Returns

uint8\_t Current state of the I2C peripheral (I2C\_BUSY\_IN\_TX or I2C\_BUSY\_IN\_RX).

## 4.107.2.15 I2C\_MasterSendData()

Sends data in master mode over the I2C bus.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.
SlaveAddr	Slave address to communicate with.
SR	Repeated start setting.

Sends data in master mode over the I2C bus.

## **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Number of bytes to transmit.
SlaveAddr	Address of the slave device.
SR	Generate Stop Condition after the transaction: (ENABLE or DISABLE) "the repeated start
	condition".

## 4.107.2.16 I2C\_MasterSendDataIT()

```
uint8_t * pTxBuffer,
uint32_t Len,
uint8_t SlaveAddr,
uint8_t Sr )
```

Sends data in master mode over the I2C bus with interrupt support.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.
SlaveAddr	Slave address to communicate with.
SR	Repeated start setting.

## Returns

```
uint8_t Status flag.
```

Sends data in master mode over the I2C bus with interrupt support.

#### **Parameters**

pl2CHandle	Pointer to the I2C handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Number of bytes to transmit.
SlaveAddr	Address of the slave device.
Sr	Generate Repeated Start condition (ENABLE or DISABLE).

#### Returns

uint8\_t Current state of the I2C peripheral (I2C\_BUSY\_IN\_TX or I2C\_BUSY\_IN\_RX).

## 4.107.2.17 I2C\_PeriClockControl()

Controls the peripheral clock of the I2C peripheral.

pl2Cx	Pointer to the I2C peripheral.
Enor⊷	ENABLE to enable the clock, DISABLE to disable.
Di	

4.107 I2C APIs 163

Controls the peripheral clock of the I2C peripheral.

#### **Parameters**

isable.
ı

## 4.107.2.18 I2C\_PeripheralControl()

Controls peripheral operation in master mode.

#### **Parameters**

pI2Cx	Pointer to the I2C peripheral.
Enor⊷	ENABLE to enable, DISABLE to disable.
Di	

Controls peripheral operation in master mode.

#### **Parameters**

pl2Cx	Pointer to the I2C peripheral.
Enor⊷	ENABLE to enable, DISABLE to disable.
Di	

## 4.107.2.19 I2C\_SlaveEnableDisableCallbackEvents()

Enables or disables callback events for the I2C slave.

pI2Cx	Pointer to the I2C peripheral.
Enor⊷	ENABLE to enable callback events, DISABLE to disable.
Di	

## 4.107.2.20 I2C\_SlaveReceiveData()

Receives a single byte of data in slave mode over the I2C bus.

## **Parameters**

pl2Cx	Pointer to the I2C peripheral.
-------	--------------------------------

#### Returns

uint8\_t Received data.

Receives a single byte of data in slave mode over the I2C bus.

#### **Parameters**

pI2Cx	Pointer to the I2C peripheral.
-------	--------------------------------

## Returns

uint8\_t Received data.

## 4.107.2.21 I2C\_SlaveSendData()

Sends a single byte of data in slave mode over the I2C bus.

## **Parameters**

pl2Cx	Pointer to the I2C peripheral.
data	Data to be sent.

Sends a single byte of data in slave mode over the I2C bus.


pI2Cx	Pointer to the I2C peripheral.
data	Data to be sent.

4.108 SPI Driver 165

## 4.108 SPI Driver

SPI driver APIs for STM32F407xx MCU.

Collaboration diagram for SPI Driver:



#### **Modules**

• SPI APIs

APIs supported by the SPI driver.

• SPI Macros

Macros related to SPI configuration, flags, and events.

## **Classes**

• struct SPI\_Config\_t

Configuration structure for SPI peripheral.

• struct SPI\_Handle\_t

Handle structure for SPI peripheral.

### **Variables**

```
• uint8_t SPI_Config_t::SPI_DeviceMode
```

- uint8\_t SPI\_Config\_t::SPI\_BusConfig
- uint8\_t SPI\_Config\_t::SPI\_SclkSpeed
- uint8\_t SPI\_Config\_t::SPI\_DFF
- uint8\_t SPI\_Config\_t::SPI\_CPOL
- uint8\_t SPI\_Config\_t::SPI\_CPHA
- uint8\_t SPI\_Config\_t::SPI\_SSM
- SPI\_RegDef\_t \* SPI\_Handle\_t::pSPIx
- SPI\_Config\_t SPI\_Handle\_t::SPI\_Config
- uint8\_t \* SPI\_Handle\_t::pTxBuffer
- uint8\_t \* SPI\_Handle\_t::pRxBuffer
- uint32\_t SPI\_Handle\_t::TxLen
- uint32 t SPI Handle t::RxLen
- uint8\_t SPI\_Handle\_t::TxState
- uint8\_t SPI\_Handle\_t::RxState

## 4.108.1 Detailed Description

SPI driver APIs for STM32F407xx MCU.

## 4.108.2 Variable Documentation

## 4.108.2.1 pRxBuffer

```
uint8_t* SPI_Handle_t::pRxBuffer
```

Pointer to the receive buffer.

## 4.108.2.2 pSPIx

```
SPI_RegDef_t* SPI_Handle_t::pSPIx
```

Pointer to the SPI peripheral's base address.

## 4.108.2.3 pTxBuffer

```
uint8_t* SPI_Handle_t::pTxBuffer
```

Pointer to the transmit buffer.

#### 4.108.2.4 RxLen

```
uint32_t SPI_Handle_t::RxLen
```

Length of data to be received.

## 4.108.2.5 RxState

```
uint8_t SPI_Handle_t::RxState
```

Receive state (used for interrupt-driven reception).

## 4.108.2.6 SPI\_BusConfig

```
uint8_t SPI_Config_t::SPI_BusConfig
```

SPI bus configuration (Full-duplex/Half-duplex/...).

4.108 SPI Driver 167

## 4.108.2.7 SPI\_Config

```
SPI_Config_t SPI_Handle_t::SPI_Config
```

SPI configuration structure.

## 4.108.2.8 SPI\_CPHA

```
uint8_t SPI_Config_t::SPI_CPHA
```

SPI clock phase (Data capture on rising/falling edge).

## 4.108.2.9 SPI\_CPOL

```
uint8_t SPI_Config_t::SPI_CPOL
```

SPI clock polarity (Idle state polarity).

#### 4.108.2.10 SPI\_DeviceMode

```
uint8_t SPI_Config_t::SPI_DeviceMode
```

SPI device mode (Master/Slave).

## 4.108.2.11 SPI\_DFF

```
uint8_t SPI_Config_t::SPI_DFF
```

SPI data frame format (8/16-bit data frame).

## 4.108.2.12 SPI\_SclkSpeed

```
uint8_t SPI_Config_t::SPI_SclkSpeed
```

SPI serial clock speed (Prescaler selection).

## 4.108.2.13 SPI\_SSM

```
uint8_t SPI_Config_t::SPI_SSM
```

SPI software slave management (Enable/Disable).

## 4.108.2.14 TxLen

```
uint32_t SPI_Handle_t::TxLen
```

Length of data to be transmitted.

#### 4.108.2.15 TxState

```
uint8_t SPI_Handle_t::TxState
```

Transmit state (used for interrupt-driven transmission).

## 4.109 SPI APIs

APIs supported by the SPI driver.

Collaboration diagram for SPI APIs:



## **Functions**

• void SPI PeripheralClockControl (SPI RegDef t \*pSPIx, uint8 t EnorDi)

Enables or disables the peripheral clock for the SPI port.

void SPI\_PeripheralControl (SPI\_RegDef\_t \*pSPIx, uint8\_t EnorDi)

Enables or disables the SPI peripheral.

void SPI Init (SPI Handle t \*pSPIHandle)

Initializes the SPI port pin according to the configuration.

void SPI\_DeInit (SPI\_RegDef\_t \*pSPIx)

Deinitializes the SPI port.

uint8\_t SPI\_GetFlagStatus (SPI\_RegDef\_t \*pSPIx, uint8\_t FlagName)

Get the status of a specific SPI flag.

void SPI\_SendData (SPI\_RegDef\_t \*pSPIx, uint8\_t \*pTxBuffer, uint32\_t Len)

Sends data over SPI.

• void SPI\_ReceiveData (SPI\_RegDef\_t \*pSPIx, uint8\_t \*pRxBuffer, uint32\_t Len)

Receives data over SPI.

uint8\_t SPI\_SendDataIT (SPI\_Handle\_t \*pSPIHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

Sends data over SPI using interrupt-driven communication.

• uint8 t SPI ReceiveDataIT (SPI Handle t \*pSPIHandle, uint8 t \*pRxBuffer, uint32 t Len)

Receives data over SPI using interrupt-driven communication.

void SPI\_IRQinterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configures the IRQ for a specific SPI pin.

void SPI\_IRQperiorityConfig (uint8\_t IRQNumber, uint32\_t IRQpriority)

Configures the priority for a specific IRQ.

void SPI\_IRQHandling (SPI\_Handle\_t \*pSPIHandle)

Handles the IRQ for a specific SPI pin.

void SPI\_SSIConfig (SPI\_RegDef\_t \*pSPIx, uint8\_t EnorDi)

Enables or disables the Software Slave Management (SSI) configuration for the SPI peripheral.

4.109 SPI APIs 169

```
    void SPI_SSOEConfig (SPI_RegDef_t *pSPIx, uint8_t EnorDi)
```

Enables or disables the SPI Slave Select Output Enable (SSOE) configuration for the SPI peripheral.

void SPI\_ClearOVRFlag (SPI\_RegDef\_t \*pSPIx)

Clears the overrun error (OVR) flag in the SPI peripheral.

void SPI\_CloseTransmission (SPI\_Handle\_t \*pSPIHandle)

Closes the transmission operation on the SPI peripheral.

 $\bullet \ \ void \ SPI\_CloseReception \ (SPI\_Handle\_t \ *pSPIHandle) \\$ 

Closes the reception operation on the SPI peripheral.

void SPI\_ApplicationEventCallback (SPI\_Handle\_t \*pSPIHandle, uint8\_t AppEv)

SPI Application Event Callback.

## 4.109.1 Detailed Description

APIs supported by the SPI driver.

#### 4.109.2 Function Documentation

#### 4.109.2.1 SPI\_ApplicationEventCallback()

SPI Application Event Callback.

This function serves as a callback that can be overridden by the application to handle SPI-related events. It is called when specific events occur during SPI communication and allows the application to take custom actions.

## Parameters

pSPIHandle	Pointer to the SPI handle structure.
AppEv	The SPI application event that occurred (e.g., transmission complete, reception complete).

Note

This is a weak implementation, and the application can override this function to provide custom event handling.

#### 4.109.2.2 SPI\_ClearOVRFlag()

Clears the overrun error (OVR) flag in the SPI peripheral.

This function clears the overrun error flag in the status register of the SPI peripheral. Overrun errors occur when new data is received before the previous data is read, causing data loss.

#### **Parameters**

*pSPlx* Pointer to the SPI peripheral for which the overrun error flag should be cleared.

## 4.109.2.3 SPI\_CloseReception()

Closes the reception operation on the SPI peripheral.

This function is used to close the reception operation on the SPI peripheral after all the data has been received. It disables the receive buffer not empty interrupt and sets the reception state to idle.

#### **Parameters**

pSPIHandle	Pointer to the SPI handle structure.
------------	--------------------------------------

#### 4.109.2.4 SPI\_CloseTransmission()

Closes the transmission operation on the SPI peripheral.

This function is used to close the transmission operation on the SPI peripheral after all the data has been transmitted. It disables the transmit buffer empty interrupt and sets the transmission state to idle.

#### **Parameters**

pSPIHandle	Pointer to the SPI handle structure.

## 4.109.2.5 SPI\_DeInit()

Deinitializes the SPI port.

<i>pSPIx</i> Pointer to the SPI peripheral.
---

4.109 SPI APIs 171

## 4.109.2.6 SPI\_GetFlagStatus()

Get the status of a specific SPI flag.

#### **Parameters**

pSPIx	Pointer to the SPI peripheral.	
FlagName	Flag to check (e.g., SPI_TXE_FLAG, SPI_RXNE_FLAG).	

## Returns

FLAG\_SET if the flag is set, FLAG\_RESET if not.

## 4.109.2.7 SPI\_Init()

Initializes the SPI port pin according to the configuration.

#### **Parameters**

pSPIHandle	Pointer to the SPI handle structure.
------------	--------------------------------------

## 4.109.2.8 SPI\_IRQHandling()

Handles the IRQ for a specific SPI pin.

PinNumber	SPI pin number.
	O pa

## 4.109.2.9 SPI\_IRQinterruptConfig()

Configures the IRQ for a specific SPI pin.

## **Parameters**

IRQNumber	IRQ number.
EnorDi	ENABLE to enable IRQ, DISABLE to disable IRQ.

## 4.109.2.10 SPI\_IRQperiorityConfig()

Configures the priority for a specific IRQ.

#### **Parameters**

IRQNumber	IRQ number.
IRQpriority	Priority value.

## 4.109.2.11 SPI\_PeripheralClockControl()

Enables or disables the peripheral clock for the SPI port.

## **Parameters**

pSPlx	Pointer to the SPI peripheral.	
Enor⊷	ENABLE to enable clock, DISABLE to disable clock.	
Di		

## 4.109.2.12 SPI\_PeripheralControl()

```
{\tt void} \ {\tt SPI\_PeripheralControl} \ (
```

4.109 SPI APIs 173

```
SPI_RegDef_t * pSPIx,
uint8_t EnorDi )
```

Enables or disables the SPI peripheral.

This function allows you to enable or disable the SPI peripheral. When enabled, the SPI port can send and receive data. When disabled, the SPI port is inactive and cannot send or receive data.

#### **Parameters**

pSPIx	Pointer to the SPI peripheral's register structure.
Enor⊷	ENABLE to enable the SPI peripheral, DISABLE to disable it.
Di	

Note

Disabling the SPI peripheral will halt ongoing SPI transactions.

## 4.109.2.13 SPI\_ReceiveData()

Receives data over SPI.

## Parameters

pSPIx	Pointer to the SPI peripheral.
pRxBuffer	Pointer to the receive buffer.
Len	Length of data to be received.

## 4.109.2.14 SPI\_ReceiveDataIT()

Receives data over SPI using interrupt-driven communication.

pSPIHandle	Pointer to the SPI handle structure.
pRxBuffer	Pointer to the receive buffer.
Len	Length of data to be received.

#### Note

This function sets up and initiates the reception of data over SPI using interrupts. The data reception will be handled asynchronously, and the user should implement the necessary interrupt handler to process received data.

#### Returns

- · SPI\_READY: If the SPI is ready for communication and the data reception is successfully initiated.
- SPI\_BUSY\_IN\_RX: If a previous reception is still ongoing.
- SPI\_ERROR\_INVALID\_ARG: If the input parameters are invalid.

## 4.109.2.15 SPI\_SendData()

Sends data over SPI.

#### **Parameters**

pSPIx	Pointer to the SPI peripheral.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.

Sends data over SPI.

#### **Parameters**

pSPlx	Pointer to the SPI peripheral.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.

## 4.109.2.16 SPI\_SendDataIT()

Sends data over SPI using interrupt-driven communication.

4.109 SPI APIs 175

#### **Parameters**

pSPIHandle	Pointer to the SPI handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.

#### Note

This function sets up and initiates the transmission of data over SPI using interrupts. The data transmission will be handled asynchronously, and the user should implement the necessary interrupt handler to process data when the transmission is complete.

#### Returns

- SPI\_READY: If the SPI is ready for communication and the data transmission is successfully initiated.
- SPI\_BUSY\_IN\_TX: If a previous transmission is still ongoing.
- SPI\_ERROR\_INVALID\_ARG: If the input parameters are invalid.

#### 4.109.2.17 SPI\_SSIConfig()

Enables or disables the Software Slave Management (SSI) configuration for the SPI peripheral.

## Parameters

pSPIx	Pointer to the SPI peripheral.
Enor⊷	ENABLE to enable SSI, DISABLE to disable SSI.
Di	

#### Note

SSI is used to control the slave select (NSS) pin in software. Enabling SSI ensures that the NSS pin remains high, even when the SPI is configured as a master. Disabling SSI allows the NSS pin to be controlled by the hardware or pulled to low, as specified in the SPI configuration.

#### 4.109.2.18 SPI\_SSOEConfig()

Enables or disables the SPI Slave Select Output Enable (SSOE) configuration for the SPI peripheral.

#### **Parameters**

pSPIx	Pointer to the SPI peripheral.
Enor⊷	ENABLE to enable SSOE, DISABLE to disable SSOE.
Di	


#### Note

SSOE is used to configure the behavior of the NSS pin when the SPI is configured as a master. When SSOE is enabled, NSS pin output is automatically managed (driven low or high) by the hardware based on the SPI state. When SSOE is disabled, NSS pin is under software control, and you must use the SPI\_SSIConfig function to manage it.

## 4.110 SPI Macros

Macros related to SPI configuration, flags, and events.

Collaboration diagram for SPI Macros:



## **Modules**

SPI Application States

Possible states of the SPI application.

SPI ACK Control Options

Options for controlling the ACK mechanism in SPI communication.

• SPI Serial Clock Speed Options

Options for SPI serial clock speed.

· SPI Data Frame Format Options

Options for SPI data frame format.

· SPI Clock Polarity Options

Options for SPI clock polarity.

SPI Clock Phase Options

Options for SPI clock phase.

• SPI Slave Select Management Options

Options for SPI slave select management.

· SPI Status Flags

SPI Status Flags.

· SPI Application Events

Defines possible events that can occur in the SPI application.

SPI Communication CMDs

Defines a set of COMMANDs for SPI communication.

· LED Control Macros

Defines macros for controlling LEDs, including the LED state and pin number.

· Arduino Analog Pins

Defines a set of macros representing Arduino analog pins.

## 4.110.1 Detailed Description

Macros related to SPI configuration, flags, and events.

# 4.111 SPI Application States

Possible states of the SPI application.

Collaboration diagram for SPI Application States:



## **Macros**

```
• #define SPI_DEVICE_MODE_MASTER 1
```

- #define SPI\_DEVICE\_MODE\_SLAVE 0
- #define SPI\_READY 0
- #define SPI\_BUSY\_IN\_RX 1
- #define SPI\_BUSY\_IN\_TX 2

## 4.111.1 Detailed Description

Possible states of the SPI application.

Defines possible states of the SPI application.

#### 4.111.2 Macro Definition Documentation

## 4.111.2.1 SPI\_BUSY\_IN\_RX

#define SPI\_BUSY\_IN\_RX 1

SPI is busy receiving data

## 4.111.2.2 SPI\_BUSY\_IN\_TX

#define SPI\_BUSY\_IN\_TX 2

SPI is busy transmitting data

## 4.111.2.3 SPI\_DEVICE\_MODE\_MASTER

#define SPI\_DEVICE\_MODE\_MASTER 1

SPI device mode: Master

## 4.111.2.4 SPI\_DEVICE\_MODE\_SLAVE

#define SPI\_DEVICE\_MODE\_SLAVE 0

SPI device mode: Slave

## 4.111.2.5 SPI\_READY

#define SPI\_READY 0

SPI is ready for communication

# 4.112 SPI ACK Control Options

Options for controlling the ACK mechanism in SPI communication.

Collaboration diagram for SPI ACK Control Options:



## **Macros**

- #define SPI\_BUS\_CONFIG\_FULL\_DUPLEX 1
- #define SPI\_BUS\_CONFIG\_HALF\_DUPLEX 2
- #define SPI\_BUS\_CONFIG\_SIMPLEX\_RX\_ONLY 3

## 4.112.1 Detailed Description

Options for controlling the ACK mechanism in SPI communication.

## 4.112.2 Macro Definition Documentation

## 4.112.2.1 SPI\_BUS\_CONFIG\_FULL\_DUPLEX

#define SPI\_BUS\_CONFIG\_FULL\_DUPLEX 1

Full-duplex communication

## 4.112.2.2 SPI\_BUS\_CONFIG\_HALF\_DUPLEX

#define SPI\_BUS\_CONFIG\_HALF\_DUPLEX 2

Half-duplex communication

## 4.112.2.3 SPI\_BUS\_CONFIG\_SIMPLEX\_RX\_ONLY

#define SPI\_BUS\_CONFIG\_SIMPLEX\_RX\_ONLY 3

Simplex reception-only mode

# 4.113 SPI Serial Clock Speed Options

Options for SPI serial clock speed.

Collaboration diagram for SPI Serial Clock Speed Options:



#### **Macros**

- #define SPI\_SCLK\_SPEED\_DIV2 0
- #define SPI\_SCLK\_SPEED\_DIV4 1
- #define SPI\_SCLK\_SPEED\_DIV8 2
- #define SPI\_SCLK\_SPEED\_DIV16 3
- #define SPI\_SCLK\_SPEED\_DIV32 4
- #define SPI\_SCLK\_SPEED\_DIV64 5
- #define SPI\_SCLK\_SPEED\_DIV128 6
- #define SPI\_SCLK\_SPEED\_DIV256 7

## 4.113.1 Detailed Description

Options for SPI serial clock speed.

## 4.113.2 Macro Definition Documentation

## 4.113.2.1 SPI\_SCLK\_SPEED\_DIV128

#define SPI\_SCLK\_SPEED\_DIV128 6

Serial clock speed: Fpclk / 128

## 4.113.2.2 SPI\_SCLK\_SPEED\_DIV16

#define SPI\_SCLK\_SPEED\_DIV16 3

Serial clock speed: Fpclk / 16

## 4.113.2.3 SPI\_SCLK\_SPEED\_DIV2

#define SPI\_SCLK\_SPEED\_DIV2 0

Serial clock speed: Fpclk / 2

## 4.113.2.4 SPI\_SCLK\_SPEED\_DIV256

#define SPI\_SCLK\_SPEED\_DIV256 7

Serial clock speed: Fpclk / 256

#### 4.113.2.5 SPI\_SCLK\_SPEED\_DIV32

#define SPI\_SCLK\_SPEED\_DIV32 4

Serial clock speed: Fpclk / 32

## 4.113.2.6 SPI\_SCLK\_SPEED\_DIV4

#define SPI\_SCLK\_SPEED\_DIV4 1

Serial clock speed: Fpclk / 4

## 4.113.2.7 SPI\_SCLK\_SPEED\_DIV64

#define SPI\_SCLK\_SPEED\_DIV64 5

Serial clock speed: Fpclk / 64

## 4.113.2.8 SPI\_SCLK\_SPEED\_DIV8


#define SPI\_SCLK\_SPEED\_DIV8 2

Serial clock speed: Fpclk / 8

# 4.114 SPI Data Frame Format Options

Options for SPI data frame format.

Collaboration diagram for SPI Data Frame Format Options:



## **Macros**

- #define SPI\_DFF\_8BITS 0
- #define SPI\_DFF\_16BITS 1

## 4.114.1 Detailed Description

Options for SPI data frame format.

## 4.114.2 Macro Definition Documentation

## 4.114.2.1 SPI\_DFF\_16BITS

```
#define SPI_DFF_16BITS 1
```

Data frame format: 16 bits per frame

## 4.114.2.2 SPI\_DFF\_8BITS

#define SPI\_DFF\_8BITS 0

Data frame format: 8 bits per frame

# 4.115 SPI Clock Polarity Options

Options for SPI clock polarity.

Collaboration diagram for SPI Clock Polarity Options:



## Macros

- #define SPI\_CPOL\_HIGH 1
- #define SPI\_CPOL\_LOW 0

## 4.115.1 Detailed Description

Options for SPI clock polarity.

## 4.115.2 Macro Definition Documentation

## 4.115.2.1 SPI\_CPOL\_HIGH

#define SPI\_CPOL\_HIGH 1

Clock polarity: High when idle

## 4.115.2.2 SPI\_CPOL\_LOW


#define SPI\_CPOL\_LOW 0

Clock polarity: Low when idle

# 4.116 SPI Clock Phase Options

Options for SPI clock phase.

Collaboration diagram for SPI Clock Phase Options:



## **Macros**

- #define SPI\_CPHA\_HIGH 1
- #define SPI\_CPHA\_LOW 0

## 4.116.1 Detailed Description

Options for SPI clock phase.

## 4.116.2 Macro Definition Documentation

## 4.116.2.1 SPI\_CPHA\_HIGH

```
#define SPI_CPHA_HIGH 1
```

Clock phase: Data sampled on the second edge

## 4.116.2.2 SPI\_CPHA\_LOW

```
#define SPI_CPHA_LOW 0
```

Clock phase: Data sampled on the first edge

# 4.117 SPI Slave Select Management Options

Options for SPI slave select management.

Collaboration diagram for SPI Slave Select Management Options:



## **Macros**

- #define SPI\_SSM\_EN 1
- #define SPI\_SSM\_DI 0

## 4.117.1 Detailed Description

Options for SPI slave select management.

## 4.117.2 Macro Definition Documentation

4.118 SPI Status Flags 185

### 4.117.2.1 SPI\_SSM\_DI

```
#define SPI_SSM_DI 0
```

Slave select management: Disable (Hardware controlled)

# 4.117.2.2 SPI\_SSM\_EN


```
#define SPI_SSM_EN 1
```

Slave select management: Enable (Software controlled)

# 4.118 SPI Status Flags

SPI Status Flags.

Collaboration diagram for SPI Status Flags:



### **Macros**

- #define SPI\_RXNE\_FLAG (1 << SPI\_SR\_RXNE)</li>
- #define SPI\_TXE\_FLAG (1 << SPI\_SR\_TXE)</li>
- #define SPI\_CHSIDE\_FLAG (1 << SPI\_SR\_CHSIDE)</li>
- #define SPI\_UDR\_FLAG (1 << SPI\_SR\_UDR)
- #define SPI\_CRCERR\_FLAG (1 << SPI\_SR\_CRCERR)
- #define SPI\_MODF\_FLAG (1 << SPI\_SR\_MODF)
- #define SPI\_OVR\_FLAG (1 << SPI\_SR\_OVR)
- #define SPI BUSY FLAG (1 << SPI SR BSY)
- #define SPI\_FRE\_FLAG (1 << SPI\_SR\_FRE)</li>

# 4.118.1 Detailed Description

SPI Status Flags.

Defines flags for SPI status.

# 4.118.2 Macro Definition Documentation

```
4.118.2.1 SPI_BUSY_FLAG
#define SPI_BUSY_FLAG (1 << SPI_SR_BSY)</pre>
Busy flag
4.118.2.2 SPI_CHSIDE_FLAG
#define SPI_CHSIDE_FLAG (1 << SPI_SR_CHSIDE)</pre>
Channel side flag
4.118.2.3 SPI_CRCERR_FLAG
#define SPI_CRCERR_FLAG (1 << SPI_SR_CRCERR)</pre>
CRC error flag
4.118.2.4 SPI_FRE_FLAG
#define SPI_FRE_FLAG (1 << SPI_SR_FRE)</pre>
Frame format error flag
4.118.2.5 SPI_MODF_FLAG
#define SPI_MODF_FLAG (1 << SPI_SR_MODF)</pre>
Mode fault flag
4.118.2.6 SPI_OVR_FLAG
#define SPI_OVR_FLAG (1 << SPI_SR_OVR)</pre>
Overrun flag
4.118.2.7 SPI_RXNE_FLAG
```

#define SPI\_RXNE\_FLAG (1 << SPI\_SR\_RXNE)</pre>

Receive buffer not empty flag

# 4.118.2.8 SPI\_TXE\_FLAG

```
#define SPI_TXE_FLAG (1 << SPI_SR_TXE)</pre>
```

Transmit buffer empty flag

# 4.118.2.9 SPI\_UDR\_FLAG

```
#define SPI_UDR_FLAG (1 << SPI_SR_UDR)</pre>
```

Underrun flag

# 4.119 SPI Application Events

Defines possible events that can occur in the SPI application.

Collaboration diagram for SPI Application Events:



### **Macros**

- #define SPI\_EVENT\_TX\_CMPLT 1
- #define SPI\_EVENT\_RX\_CMPLT 2
- #define SPI\_EVENT\_OVR\_ERR 3
- #define SPI\_EVENT\_CRC\_ERR 4

# 4.119.1 Detailed Description

Defines possible events that can occur in the SPI application.

### 4.119.2 Macro Definition Documentation

# 4.119.2.1 SPI\_EVENT\_CRC\_ERR

```
#define SPI_EVENT_CRC_ERR 4
```

Event indicating a CRC (Cyclic Redundancy Check) error in SPI communication.

### 4.119.2.2 SPI\_EVENT\_OVR\_ERR

```
#define SPI_EVENT_OVR_ERR 3
```

Event indicating an overrun error during SPI communication.

# 4.119.2.3 SPI\_EVENT\_RX\_CMPLT

```
#define SPI_EVENT_RX_CMPLT 2
```

Event indicating the completion of a receive operation.

### 4.119.2.4 SPI\_EVENT\_TX\_CMPLT

```
#define SPI_EVENT_TX_CMPLT 1
```

Event indicating the completion of a transmit operation.

# 4.120 SPI Communication CMDs

Defines a set of COMMANDs for SPI communication.

Collaboration diagram for SPI Communication CMDs:



### **Macros**

- #define CMD\_LED\_CTRL 0x50
- #define CMD\_SENSOR\_READ 0x51
- #define CMD\_LED\_READ 0x52
- #define CMD PRINT 0x53
- #define CMD\_ID\_READ 0x54

# 4.120.1 Detailed Description

Defines a set of COMMANDs for SPI communication.

4.121 LED Control Macros 189

# 4.120.2 Macro Definition Documentation

# 4.120.2.1 CMD\_ID\_READ

#define CMD\_ID\_READ 0x54

CMD to read an ID.

# 4.120.2.2 CMD\_LED\_CTRL

#define CMD\_LED\_CTRL 0x50

CMD to control an LED.

### 4.120.2.3 CMD\_LED\_READ

#define CMD\_LED\_READ 0x52

CMD to read the LED state.

# 4.120.2.4 CMD\_PRINT

#define CMD\_PRINT 0x53

CMD to print data.

# 4.120.2.5 CMD\_SENSOR\_READ


#define CMD\_SENSOR\_READ 0x51

CMD to read a sensor.

# 4.121 LED Control Macros

Defines macros for controlling LEDs, including the LED state and pin number.

Collaboration diagram for LED Control Macros:



### **Macros**

- #define LED ON 1
- #define LED\_OFF 0
- #define LED\_PIN 9

# 4.121.1 Detailed Description

Defines macros for controlling LEDs, including the LED state and pin number.

# 4.121.2 Macro Definition Documentation

# 4.121.2.1 LED\_OFF

```
#define LED_OFF 0
```

Represents the LED OFF state.

# 4.121.2.2 LED\_ON

```
#define LED_ON 1
```

Represents the LED ON state.

### 4.121.2.3 LED\_PIN

```
#define LED_PIN 9
```

Represents the Arduino LED pin number.

# 4.122 Arduino Analog Pins

Defines a set of macros representing Arduino analog pins.

Collaboration diagram for Arduino Analog Pins:



### **Macros**

- #define ANALOG\_PIN0 0
- #define ANALOG\_PIN1 1
- #define ANALOG\_PIN2 2
- #define ANALOG\_PIN3 3
- #define ANALOG\_PIN4 4

# 4.122.1 Detailed Description

Defines a set of macros representing Arduino analog pins.

### 4.122.2 Macro Definition Documentation

### 4.122.2.1 ANALOG\_PIN0

#define ANALOG\_PIN0 0

Represents analog pin 0.

# 4.122.2.2 ANALOG\_PIN1

#define ANALOG\_PIN1 1

Represents analog pin 1.

### 4.122.2.3 ANALOG\_PIN2

#define ANALOG\_PIN2 2

Represents analog pin 2.

# 4.122.2.4 ANALOG\_PIN3

#define ANALOG\_PIN3 3

Represents analog pin 3.

### 4.122.2.5 ANALOG\_PIN4


#define ANALOG\_PIN4 4

Represents analog pin 4.

# 4.123 USART Driver

USART driver APIs for STM32F407xx MCU.

Collaboration diagram for USART Driver:



### **Modules**

USART APIs

USART driver APIs for STM32F407xx MCU.

USART Macros

Macros related to USART configuration, flags, and events.

### **Classes**

• struct USART\_Config\_t

Configuration structure for USART (Universal Synchronous Asynchronous Receiver Transmitter) peripheral.

• struct USART\_Handle\_t

Handle structure for USART peripheral.

# 4.123.1 Detailed Description

USART driver APIs for STM32F407xx MCU.

# 4.124 USART APIs

USART driver APIs for STM32F407xx MCU.

Collaboration diagram for USART APIs:



4.124 USART APIs 193

### **Functions**

```
    void USART_PeripheralClockControl (USART_RegDef_t *pUSARTx, uint8_t EnorDi)
        Enable or disable the peripheral clock for the given USARTx.

    void USART SetBaudRate (USART RegDef t *pUSARTx, uint32 t BaudRate)
```

Set the baud rate for a USART peripheral.

void USART\_Init (USART\_Handle\_t \*pUSARTHandle)

Initialize the USART peripheral.

void USART\_DeInit (USART\_RegDef\_t \*pUSARTx)

Deinitialize the USART peripheral.

• void USART\_SendData (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pTxBuffer, uint32\_t Len) Send data over USART.

• void USART\_ReceiveData (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pRxBuffer, uint32\_t Len)

\*\*Receive data from USART.\*\*

• uint8\_t USART\_SendDataIT (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

Send data over USART using interrupt-driven communication.

• uint8\_t USART\_ReceiveDataIT (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pRxBuffer, uint32\_t Len)

Receive data from USART using interrupt-driven communication.

void USART\_PeripheralControl (USART\_RegDef\_t \*pUSARTx, uint8\_t EnorDi)

Control the USART peripheral (ENABLE/DISABLE).

uint8\_t USART\_GetFlagStatus (USART\_RegDef\_t \*pUSARTx, uint8\_t FlagName)

Get the status of a specific USART flag.

 $\bullet \ \ void \ \ USART\_ClearFlag \ (USART\_RegDef\_t \ *pUSARTx, \ uint16\_t \ FlagName)\\$ 

Clear a specific USART flag.

void USART\_CloseTransmission (USART\_Handle\_t \*pUSARTHandle)

Close USART transmission.

void USART\_CloseReception (USART\_Handle\_t \*pUSARTHandle)

Close USART reception.

void USART IRQInterruptConfig (uint8 t IRQNumber, uint8 t EnorDi)

Configure IRQ number and enable/disable IRQ.

void USART\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Set the priority of an IRQ.

void USART\_IRQHandling (USART\_Handle\_t \*pUSARTHandle)

Handle USART interrupts.

void USART ApplicationEventCallback (USART Handle t \*pUSARTHandle, uint8 t AppEv)

Application callback function for USART events.

void USART\_ClearEventErrFlag (USART\_RegDef\_t \*pUSARTx)

Clears the error flags in the USART status register.

### 4.124.1 Detailed Description

USART driver APIs for STM32F407xx MCU.

### 4.124.2 Function Documentation

### 4.124.2.1 USART\_ApplicationEventCallback()

Application callback function for USART events.

#### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
AppEv	USART application event.

This function serves as a callback that can be overridden by the application to handle USART-related events. It is called when specific events occur during USART communication and allows the application to take custom actions.

### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
AppEv	USART application event.

### Note

This is a weak implementation, and the application can override this function to provide custom event handling.

### 4.124.2.2 USART\_ClearEventErrFlag()

Clears the error flags in the USART status register.

This function clears any error flags that may have been set in the USART status register (SR). It is commonly used to clear error flags before resuming USART communication after an error condition.

### **Parameters**

pUSARTx	Pointer to the USART peripheral.

### Warning

Do not call this function during active USART communication, as it may cause data loss.

Clears the error flags in the USART status register.

This function clears any error flags that may have been set in the USART status register (SR). It is commonly used to clear error flags before resuming USART communication after an error condition.

#### **Parameters**

pUSARTx	Pointer to the USART peripheral.
---------	----------------------------------

4.124 USART APIs 195

# Warning

Do not call this function during active USART communication, as it may cause data loss.

# 4.124.2.3 USART\_ClearFlag()

Clear a specific USART flag.

#### **Parameters**

pUSARTx	Pointer to the USART peripheral.
FlagName	Name of the flag to clear.

# 4.124.2.4 USART\_CloseReception()

Close USART reception.

### **Parameters**

### 4.124.2.5 USART\_CloseTransmission()

Close USART transmission.

### **Parameters**

nHSARTHandla	Pointer to the USART handle structure.
poonititianue	i i dinter to the obbit i handle structure.

# 4.124.2.6 USART\_DeInit()

Deinitialize the USART peripheral.

### **Parameters**

l.
I

# 4.124.2.7 USART\_GetFlagStatus()

Get the status of a specific USART flag.

#### **Parameters**

pUSARTx	Pointer to the USART peripheral.
FlagName	Name of the flag to check.

# Returns

uint8\_t Status of the flag (FLAG\_SET or FLAG\_RESET).

### 4.124.2.8 USART\_Init()

Initialize the USART peripheral.

#### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
--------------	--

# 4.124.2.9 USART\_IRQHandling()

```
void USART_IRQHandling (
```

4.124 USART APIs 197

```
USART_Handle_t * pUSARTHandle )
```

Handle USART interrupts.

### **Parameters**

pUSARTHandle Pointer to	the USART handle structure.
-------------------------	-----------------------------

# 4.124.2.10 USART\_IRQInterruptConfig()

Configure IRQ number and enable/disable IRQ.

### **Parameters**

IRQNumber	IRQ number to configure.
EnorDi	ENABLE or DISABLE IRQ.

### 4.124.2.11 USART\_IRQPriorityConfig()

Set the priority of an IRQ.

### Parameters

IRQNumber	IRQ number to set priority for.
IRQPriority	Priority to be set.

# 4.124.2.12 USART\_PeripheralClockControl()

Enable or disable the peripheral clock for the given USARTx.

### **Parameters**

pUSARTx	Pointer to the USART peripheral.
EnorDi	ENABLE or DISABLE the clock.

### 4.124.2.13 USART\_PeripheralControl()

Control the USART peripheral (ENABLE/DISABLE).

### **Parameters**

pUSARTx	Pointer to the USART peripheral.
EnorDi	ENABLE or DISABLE the peripheral.

# 4.124.2.14 USART\_ReceiveData()

Receive data from USART.

### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
pRxBuffer	Pointer to the receive buffer.
Len	Length of data to be received.

# 4.124.2.15 USART\_ReceiveDataIT()

Receive data from USART using interrupt-driven communication.

4.124 USART APIs 199

### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
pRxBuffer	Pointer to the receive buffer.
Len	Length of data to be received.

### Returns

uint8\_t Reception status.

# 4.124.2.16 USART\_SendData()

Send data over USART.

#### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.

# 4.124.2.17 USART\_SendDataIT()

Send data over USART using interrupt-driven communication.

### **Parameters**

pUSARTHandle	Pointer to the USART handle structure.
pTxBuffer	Pointer to the transmit buffer.
Len	Length of data to be sent.

### Returns

uint8\_t Transmission status.

# 4.124.2.18 USART\_SetBaudRate()

Set the baud rate for a USART peripheral.

This function calculates and sets the baud rate for a USART peripheral based on the provided baud rate and the system's APB clock frequency.

### **Parameters**

pUSARTx	Pointer to the USART peripheral.
BaudRate	Desired baud rate (in bits per second).

### Note

The function assumes that the USART is already initialized and configured.

# Warning

This function may not work as expected if the USART peripheral is not properly configured.

# Returns


None

# 4.125 USART Macros

Macros related to USART configuration, flags, and events.

4.125 USART Macros 201

Collaboration diagram for USART Macros:



### **Modules**

• USART Transmission Modes

Possible options for USART transmission mode.

USART Baud Rates

Possible options for USART baud rates.

USART Parity Control

Possible options for USART parity control.

• USART Word Lengths

Possible options for USART word length.

USART Stop Bits

Possible options for USART stop bits.

USART Hardware Flow Control

Possible options for USART hardware flow control.

USART Status Flags

USART Status Flags.

USART Application States

Defines possible states of the USART application.

USART Application Events

Defines possible events that can occur in the USART application.


# 4.125.1 Detailed Description

Macros related to USART configuration, flags, and events.

# 4.126 USART Transmission Modes

Possible options for USART transmission mode.

Collaboration diagram for USART Transmission Modes:



### **Macros**

- #define USART\_MODE\_ONLY\_TX 0
- #define USART\_MODE\_ONLY\_RX 1
- #define USART\_MODE\_TXRX 2

# 4.126.1 Detailed Description

Possible options for USART transmission mode.

# 4.126.2 Macro Definition Documentation

# 4.126.2.1 USART\_MODE\_ONLY\_RX

#define USART\_MODE\_ONLY\_RX 1

Only receive mode.

# 4.126.2.2 USART\_MODE\_ONLY\_TX

#define USART\_MODE\_ONLY\_TX 0

Only transmit mode.

# 4.126.2.3 USART\_MODE\_TXRX

#define USART\_MODE\_TXRX 2


Transmit and receive mode.

4.127 USART Baud Rates 203

# 4.127 USART Baud Rates

Possible options for USART baud rates.

Collaboration diagram for USART Baud Rates:



### **Macros**

- #define **USART\_STD\_BAUD\_1200** (uint8\_t)1200
- #define **USART\_STD\_BAUD\_2400** (uint8\_t)2400
- #define USART STD BAUD 9600 (uint8 t)9600
- #define **USART\_STD\_BAUD\_19200** (uint8\_t)19200
- #define **USART\_STD\_BAUD\_38400** (uint8\_t)38400
- #define USART STD BAUD 57600 (uint8 t)57600
- #define USART\_STD\_BAUD\_115200 (uint8\_t)115200
- #define USART\_STD\_BAUD\_230400 (uint8\_t)230400
- #define **USART\_STD\_BAUD\_460800** (uint8\_t)460800
- #define USART\_STD\_BAUD\_921600 (uint8\_t)921600
  #define USART\_STD\_BAUD\_2M (uint8\_t)2000000
- #define USART\_STD\_BAUD\_3M (uint8\_t)3000000


# 4.127.1 Detailed Description

Possible options for USART baud rates.

# 4.128 USART Parity Control

Possible options for USART parity control.

Collaboration diagram for USART Parity Control:



### **Macros**

- #define USART\_PARITY\_EN\_ODD 2
- #define USART\_PARITY\_EN\_EVEN 1
- #define USART\_PARITY\_DISABLE 0

# 4.128.1 Detailed Description

Possible options for USART parity control.

### 4.128.2 Macro Definition Documentation

### 4.128.2.1 USART PARITY DISABLE

```
#define USART_PARITY_DISABLE 0
```

Disable USART parity control.

# 4.128.2.2 USART\_PARITY\_EN\_EVEN

```
#define USART_PARITY_EN_EVEN 1
```

Enable USART parity control with even parity.

### 4.128.2.3 USART\_PARITY\_EN\_ODD

```
#define USART_PARITY_EN_ODD 2
```

Enable USART parity control with odd parity.

# 4.129 USART Word Lengths

Possible options for USART word length.

Collaboration diagram for USART Word Lengths:



4.130 USART Stop Bits 205

### **Macros**

- #define USART\_WORDLEN\_8BITS 0
- #define USART\_WORDLEN\_9BITS 1

# 4.129.1 Detailed Description

Possible options for USART word length.

# 4.129.2 Macro Definition Documentation

### 4.129.2.1 USART\_WORDLEN\_8BITS

```
#define USART_WORDLEN_8BITS 0
```

8-bit data word length.

### 4.129.2.2 USART\_WORDLEN\_9BITS

```
#define USART_WORDLEN_9BITS 1
```

9-bit data word length.

# 4.130 USART Stop Bits

Possible options for USART stop bits.

Collaboration diagram for USART Stop Bits:



### **Macros**

- #define USART\_STOPBITS\_1 0
- #define USART\_STOPBITS\_0\_5 1
- #define USART\_STOPBITS\_2 2
- #define USART\_STOPBITS\_1\_5 3

# 4.130.1 Detailed Description

Possible options for USART stop bits.

### 4.130.2 Macro Definition Documentation

# 4.130.2.1 USART\_STOPBITS\_0\_5

```
#define USART_STOPBITS_0_5 1
```

0.5 stop bits.

# 4.130.2.2 USART\_STOPBITS\_1

```
#define USART_STOPBITS_1 0
```

1 stop bit.

### 4.130.2.3 USART\_STOPBITS\_1\_5

```
#define USART_STOPBITS_1_5 3
```

1.5 stop bits.

# 4.130.2.4 USART\_STOPBITS\_2

```
#define USART_STOPBITS_2 2
```

2 stop bits.

# 4.131 USART Hardware Flow Control

Possible options for USART hardware flow control.

Collaboration diagram for USART Hardware Flow Control:



### **Macros**

- #define USART\_HW\_FLOW\_CTRL\_NONE 0
- #define USART\_HW\_FLOW\_CTRL\_CTS 1
- #define USART HW FLOW CTRL RTS 2
- #define USART\_HW\_FLOW\_CTRL\_CTS\_RTS 3

# 4.131.1 Detailed Description

Possible options for USART hardware flow control.

### 4.131.2 Macro Definition Documentation

# 4.131.2.1 USART\_HW\_FLOW\_CTRL\_CTS

```
#define USART_HW_FLOW_CTRL_CTS 1
```

Hardware flow control using CTS (Clear To Send).

# 4.131.2.2 USART\_HW\_FLOW\_CTRL\_CTS\_RTS

```
#define USART_HW_FLOW_CTRL_CTS_RTS 3
```

Hardware flow control using both CTS and RTS.

### 4.131.2.3 USART\_HW\_FLOW\_CTRL\_NONE

```
#define USART_HW_FLOW_CTRL_NONE 0
```

No hardware flow control.

### 4.131.2.4 USART HW FLOW CTRL RTS

```
#define USART_HW_FLOW_CTRL_RTS 2
```

Hardware flow control using RTS (Request To Send).

# 4.132 USART Status Flags

USART Status Flags.

Collaboration diagram for USART Status Flags:



### **Macros**

- #define USART\_FLAG\_PE (1 << USART\_SR\_PE)
- #define USART\_FLAG\_FE (1 << USART\_SR\_FE)</li>
- #define USART\_FLAG\_NE (1 << USART\_SR\_NE)</li>
- #define USART\_FLAG\_ORE (1 << USART\_SR\_ORE)</li>
- #define USART\_FLAG\_IDLE (1 << USART\_SR\_IDLE)</li>
- #define USART\_FLAG\_RXNE (1 << USART\_SR\_RXNE)
- #define USART\_FLAG\_TC (1 << USART\_SR\_TC)</li>
- #define USART\_FLAG\_TXE (1 << USART\_SR\_TXE)</li>

### 4.132.1 Detailed Description

USART Status Flags.

Defines flags for USART status.

### 4.132.2 Macro Definition Documentation

### 4.132.2.1 USART\_FLAG\_FE

```
#define USART_FLAG_FE (1 << USART_SR_FE)</pre>
```

**USART** Framing error flag

### 4.132.2.2 USART\_FLAG\_IDLE

```
#define USART_FLAG_IDLE (1 << USART_SR_IDLE)</pre>
```

USART Idle line detected flag

### 4.132.2.3 USART\_FLAG\_NE

```
#define USART_FLAG_NE (1 << USART_SR_NE)</pre>
```

**USART** Noise error flag

### 4.132.2.4 USART\_FLAG\_ORE

```
#define USART_FLAG_ORE (1 << USART_SR_ORE)
```

USART Overrun error flag

### 4.132.2.5 USART FLAG PE

```
#define USART_FLAG_PE (1 << USART_SR_PE)</pre>
```

**USART** Parity error flag

# 4.132.2.6 USART\_FLAG\_RXNE

```
#define USART_FLAG_RXNE (1 << USART_SR_RXNE)</pre>
```

USART Receive buffer not empty flag

### 4.132.2.7 USART\_FLAG\_TC

```
#define USART_FLAG_TC (1 << USART_SR_TC)</pre>
```

USART Transmission complete flag

### 4.132.2.8 USART\_FLAG\_TXE

```
#define USART_FLAG_TXE (1 << USART_SR_TXE)</pre>
```

USART Transmit buffer empty flag

# 4.133 USART Application States

Defines possible states of the USART application.

Collaboration diagram for USART Application States:



### **Macros**

- #define USART\_READY 0
- #define USART\_BUSY\_IN\_RX 1
- #define USART\_BUSY\_IN\_TX 2

# 4.133.1 Detailed Description

Defines possible states of the USART application.

# 4.133.2 Macro Definition Documentation

### 4.133.2.1 USART\_BUSY\_IN\_RX

```
#define USART_BUSY_IN_RX 1
```

USART is busy receiving data

# 4.133.2.2 USART\_BUSY\_IN\_TX

```
#define USART_BUSY_IN_TX 2
```

USART is busy transmitting data

### 4.133.2.3 USART\_READY

```
#define USART_READY 0
```

USART is ready for communication

# 4.134 USART Application Events

Defines possible events that can occur in the USART application.

Collaboration diagram for USART Application Events:



### **Macros**

- #define USART\_EVENT\_TX\_CMPLT 0
- #define USART\_EVENT\_RX\_CMPLT 1
- #define USART EVENT IDLE 2
- #define USART\_EVENT\_CTS 3
- #define USART\_EVENT\_PE 4
- #define USART\_ERR\_FE 5
- #define USART\_ERR\_NE 6
- #define USART ERR ORE 7

# 4.134.1 Detailed Description

Defines possible events that can occur in the USART application.

### 4.134.2 Macro Definition Documentation

### 4.134.2.1 USART ERR FE

```
#define USART_ERR_FE 5
```

Interrupt Event indicating a framing error during USART communication.

### 4.134.2.2 USART\_ERR\_NE

```
#define USART_ERR_NE 6
```

Interrupt Event indicating a noise error during USART communication.

### 4.134.2.3 USART\_ERR\_ORE

```
#define USART_ERR_ORE 7
```

Interrupt Event indicating an overrun error during USART communication.

# 4.134.2.4 USART\_EVENT\_CTS

```
#define USART_EVENT_CTS 3
```

Interrupt Event indicating a change in CTS (Clear To Send) signal during USART communication.

# 4.134.2.5 USART\_EVENT\_IDLE

```
#define USART_EVENT_IDLE 2
```

Interrupt Event indicating an idle line detection during USART communication.

### 4.134.2.6 USART\_EVENT\_PE

```
#define USART_EVENT_PE 4
```

Interrupt Event indicating a parity error during USART communication.

# 4.134.2.7 USART\_EVENT\_RX\_CMPLT

```
#define USART EVENT RX CMPLT 1
```

Interrupt Event indicating the completion of a receive operation.

### 4.134.2.8 USART\_EVENT\_TX\_CMPLT

```
#define USART_EVENT_TX_CMPLT 0
```

Interrupt Event indicating the completion of a transmit operation.

# 4.135 SPI Private Helper Functions

These are private helper functions for managing interrupts in SPI communication.

# 4.135.1 Detailed Description

These are private helper functions for managing interrupts in SPI communication.

# 4.136 USART Private Helper Functions

These are private helper functions for managing interrupts in USART communication.

# 4.136.1 Detailed Description

These are private helper functions for managing interrupts in USART communication.

# **Chapter 5**

# **Class Documentation**

# 5.1 EXTI\_RegDef\_t Struct Reference

EXTI peripheral register definition structure.

```
#include <stm32f407xx.h>
```

# **Public Attributes**

- \_\_vo uint32\_t IMR
- \_\_vo uint32\_t EMR
- \_\_vo uint32\_t RTSR
- \_\_vo uint32\_t FTSR
- \_\_vo uint32\_t SWIER
- \_\_vo uint32\_t PR

# 5.1.1 Detailed Description

EXTI peripheral register definition structure.

### **5.1.2 Member Data Documentation**

### 5.1.2.1 EMR

```
__vo uint32_t EXTI_RegDef_t::EMR
```

EXTI event mask register

214 Class Documentation

# 5.1.2.2 FTSR

```
__vo uint32_t EXTI_RegDef_t::FTSR
```

EXTI falling trigger selection register

### 5.1.2.3 IMR

```
__vo uint32_t EXTI_RegDef_t::IMR
```

EXTI interrupt mask register

### 5.1.2.4 PR

```
__vo uint32_t EXTI_RegDef_t::PR
```

EXTI pending register

### 5.1.2.5 RTSR

```
__vo uint32_t EXTI_RegDef_t::RTSR
```

EXTI rising trigger selection register

### 5.1.2.6 SWIER

```
__vo uint32_t EXTI_RegDef_t::SWIER
```

EXTI software interrupt event register

The documentation for this struct was generated from the following file:


• drivers/Inc/stm32f407xx.h

# 5.2 GPIO\_Handle\_t Struct Reference

Handle structure for GPIO pin.

```
#include <stm32f407xx_gpio_driver.h>
```

Collaboration diagram for GPIO\_Handle\_t:



# **Public Attributes**

- GPIO\_RegDef\_t \* pGPIOx
- GPIO\_PinConfig\_t GPIO\_PinConfig

# 5.2.1 Detailed Description

Handle structure for GPIO pin.

The documentation for this struct was generated from the following file:

· drivers/Inc/stm32f407xx gpio driver.h

# 5.3 GPIO\_PinConfig\_t Struct Reference

Configuration structure for GPIO pin.

```
#include <stm32f407xx_gpio_driver.h>
```

### **Public Attributes**

- uint32 t GPIO PinNumber
- uint32 t GPIO PinMode
- uint32\_t GPIO\_PinSpeed
- uint32\_t GPIO\_PinPuPdControl
- uint32\_t GPIO\_PinPinOPType
- uint32\_t GPIO\_PinAltFunMode

# 5.3.1 Detailed Description

Configuration structure for GPIO pin.

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx\_gpio\_driver.h

# 5.4 GPIO\_RegDef\_t Struct Reference

GPIO peripheral register definition structure.

```
#include <stm32f407xx.h>
```

216 Class Documentation

# **Public Attributes**

- \_\_vo uint32\_t MODER
- \_vo uint32\_t OTYPER
- \_\_vo uint32\_t OSPEEDR
- \_\_vo uint32\_t PUPDR
- \_vo uint32\_t IDR
- \_\_vo uint32\_t ODR
- \_\_vo uint32\_t BSRR
- \_vo uint32\_t LCKR
- \_\_vo uint32\_t AFR [2]

# 5.4.1 Detailed Description

GPIO peripheral register definition structure.

### 5.4.2 Member Data Documentation

### 5.4.2.1 AFR

```
__vo uint32_t GPIO_RegDef_t::AFR[2]
```

GPIO alternate function registers (AFR[0] = low, AFR[1] = high)

### 5.4.2.2 BSRR

```
__vo uint32_t GPIO_RegDef_t::BSRR
```

GPIO port bit set/reset register

### 5.4.2.3 IDR

```
__vo uint32_t GPIO_RegDef_t::IDR
```

GPIO port input data register

### 5.4.2.4 LCKR

```
__vo uint32_t GPIO_RegDef_t::LCKR
```

GPIO port configuration lock register

# 5.4.2.5 MODER

```
__vo uint32_t GPIO_RegDef_t::MODER
```

GPIO port mode register

#### 5.4.2.6 ODR

```
__vo uint32_t GPIO_RegDef_t::ODR
```

GPIO port output data register

### 5.4.2.7 **OSPEEDR**

```
__vo uint32_t GPIO_RegDef_t::OSPEEDR
```

GPIO port output speed register

### 5.4.2.8 OTYPER

```
__vo uint32_t GPIO_RegDef_t::OTYPER
```

GPIO port output type register

### 5.4.2.9 PUPDR

```
__vo uint32_t GPIO_RegDef_t::PUPDR
```

GPIO port pull-up/pull-down register

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx.h

# 5.5 I2C\_Config\_t Struct Reference

Configuration structure for I2C peripheral.

```
#include <stm32f407xx_i2c_driver.h>
```

# **Public Attributes**

- uint32\_t I2C\_SCLspeed
- uint8\_t I2C\_DeviceAdress
- uint8\_t I2C\_ACKControl
- uint8\_t I2C\_FMDutyCycle

218 Class Documentation

# 5.5.1 Detailed Description

Configuration structure for I2C peripheral.

The documentation for this struct was generated from the following file:


• drivers/Inc/stm32f407xx\_i2c\_driver.h

# 5.6 I2C Handle t Struct Reference

Handle structure for I2C peripheral.

```
#include <stm32f407xx_i2c_driver.h>
```

Collaboration diagram for I2C\_Handle\_t:



### **Public Attributes**

- I2C\_RegDef\_t \* pI2Cx
- I2C\_Config\_t I2C\_Config
- uint8\_t \* pTxBuffer
- uint8\_t \* pRxBuffer
- uint32\_t TxLen
- uint32 t RxLen
- uint8\_t TxRxState
- uint8\_t DevAddr
- uint32\_t RxSize
- uint8\_t Sr

# 5.6.1 Detailed Description

Handle structure for I2C peripheral.

The documentation for this struct was generated from the following file:

• drivers/lnc/stm32f407xx\_i2c\_driver.h

# 5.7 I2C\_RegDef\_t Struct Reference

I2C peripheral register definition structure.

```
#include <stm32f407xx.h>
```

### **Public Attributes**

- vo uint32 t CR1
- \_vo uint32\_t CR2
- \_\_vo uint32\_t OAR1
- \_\_vo uint32\_t OAR2
- \_\_vo uint32\_t DR
- \_\_vo uint32\_t SR1
- \_\_vo uint32\_t SR2
- \_\_vo uint32\_t CCR
- \_\_vo uint32\_t TRISE
- \_\_vo uint32\_t FLTR

# 5.7.1 Detailed Description

I2C peripheral register definition structure.

# 5.7.2 Member Data Documentation

# 5.7.2.1 CCR

```
__vo uint32_t I2C_RegDef_t::CCR
```

I2C clock control register

### 5.7.2.2 CR1

```
__vo uint32_t I2C_RegDef_t::CR1
```

I2C control register 1

### 5.7.2.3 CR2

```
__vo uint32_t I2C_RegDef_t::CR2
```

I2C control register 2

220 Class Documentation

# 5.7.2.4 DR

```
__vo uint32_t I2C_RegDef_t::DR
```

I2C data register

### 5.7.2.5 FLTR

```
__vo uint32_t I2C_RegDef_t::FLTR
```

I2C digital filter register

### 5.7.2.6 OAR1

```
__vo uint32_t I2C_RegDef_t::OAR1
```

I2C own address register 1

# 5.7.2.7 OAR2

```
__vo uint32_t I2C_RegDef_t::OAR2
```

I2C own address register 2

# 5.7.2.8 SR1

```
__vo uint32_t I2C_RegDef_t::SR1
```

I2C status register 1

### 5.7.2.9 SR2

```
__vo uint32_t I2C_RegDef_t::SR2
```

I2C status register 2

### 5.7.2.10 TRISE

```
__vo uint32_t I2C_RegDef_t::TRISE
```

I2C rise time register

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx.h

# 5.8 RCC RegDef t Struct Reference

RCC peripheral register definition structure.

#include <stm32f407xx.h>

#### **Public Attributes**

- \_\_vo uint32\_t CR
- \_\_vo uint32\_t PLLCFGR
- vo uint32 t CFGR
- \_\_vo uint32\_t CIR
- \_\_vo uint32\_t AHB1RSTR
- \_\_vo uint32\_t AHB2RSTR
- \_\_vo uint32\_t AHB3RSTR
- uint32\_t RESERVED0
- \_\_vo uint32\_t APB1RSTR
- \_\_vo uint32\_t APB2RSTR
- uint32\_t RESERVED1 [2]
- \_\_vo uint32\_t AHB1ENR
- \_\_vo uint32\_t AHB2ENR
- vo uint32 t AHB3ENR
- uint32\_t RESERVED2
- \_\_vo uint32\_t APB1ENR
- \_vo uint32\_t APB2ENR
- uint32\_t RESERVED3 [2]
- \_\_vo uint32\_t AHB1LPENR
- \_\_vo uint32\_t AHB2LPENR
- vo uint32 t AHB3LPENR
- uint32\_t RESERVED4
- \_\_vo uint32\_t APB1LPENR
- \_vo uint32\_t APB2LPENR
- uint32\_t **RESERVED5** [2]
- \_\_vo uint32\_t BDCR
- \_vo uint32\_t CSR
- uint32\_t RESERVED6 [2]
- \_\_vo uint32\_t SSCGR
- \_\_vo uint32\_t PLLI2SCFGR
- vo uint32 t PLLSAICFGR
- \_\_vo uint32\_t DCKCFGR
- \_\_vo uint32\_t CKGATENR
- \_\_vo uint32\_t DCKCFGR2

#### 5.8.1 Detailed Description

RCC peripheral register definition structure.

#### 5.8.2 Member Data Documentation

#### 5.8.2.1 AHB1ENR

```
__vo uint32_t RCC_RegDef_t::AHB1ENR
```

RCC AHB1 peripheral clock enable register

#### 5.8.2.2 AHB1LPENR

```
__vo uint32_t RCC_RegDef_t::AHB1LPENR
```

RCC AHB1 peripheral clock enable in low power mode register

#### 5.8.2.3 AHB1RSTR

```
__vo uint32_t RCC_RegDef_t::AHB1RSTR
```

RCC AHB1 peripheral reset register

#### 5.8.2.4 AHB2ENR

```
__vo uint32_t RCC_RegDef_t::AHB2ENR
```

RCC AHB2 peripheral clock enable register

#### **5.8.2.5 AHB2LPENR**

```
__vo uint32_t RCC_RegDef_t::AHB2LPENR
```

RCC AHB2 peripheral clock enable in low power mode register

#### 5.8.2.6 AHB2RSTR

```
__vo uint32_t RCC_RegDef_t::AHB2RSTR
```

RCC AHB2 peripheral reset register

## 5.8.2.7 AHB3ENR

```
__vo uint32_t RCC_RegDef_t::AHB3ENR
```

RCC AHB3 peripheral clock enable register

#### **5.8.2.8 AHB3LPENR**

```
__vo uint32_t RCC_RegDef_t::AHB3LPENR
```

RCC AHB3 peripheral clock enable in low power mode register

#### 5.8.2.9 AHB3RSTR

```
__vo uint32_t RCC_RegDef_t::AHB3RSTR
```

RCC AHB3 peripheral reset register

#### 5.8.2.10 APB1ENR

```
__vo uint32_t RCC_RegDef_t::APB1ENR
```

RCC APB1 peripheral clock enable register

#### 5.8.2.11 APB1LPENR

```
__vo uint32_t RCC_RegDef_t::APB1LPENR
```

RCC APB1 peripheral clock enable in low power mode register

#### 5.8.2.12 APB1RSTR

```
__vo uint32_t RCC_RegDef_t::APB1RSTR
```

RCC APB1 peripheral reset register

#### 5.8.2.13 APB2ENR

```
__vo uint32_t RCC_RegDef_t::APB2ENR
```

RCC APB2 peripheral clock enable register

#### 5.8.2.14 APB2LPENR

```
__vo uint32_t RCC_RegDef_t::APB2LPENR
```

RCC APB2 peripheral clock enable in low power mode register

# 5.8.2.15 APB2RSTR

```
__vo uint32_t RCC_RegDef_t::APB2RSTR
```

RCC APB2 peripheral reset register

#### 5.8.2.16 BDCR

```
__vo uint32_t RCC_RegDef_t::BDCR
```

RCC backup domain control register

## 5.8.2.17 CFGR

```
__vo uint32_t RCC_RegDef_t::CFGR
```

RCC configuration register

#### 5.8.2.18 CIR

```
__vo uint32_t RCC_RegDef_t::CIR
```

RCC clock configuration register

#### **5.8.2.19 CKGATENR**

```
__vo uint32_t RCC_RegDef_t::CKGATENR
```

RCC clocks gated enable register

#### 5.8.2.20 CR

```
__vo uint32_t RCC_RegDef_t::CR
```

RCC control register

#### 5.8.2.21 CSR

```
__vo uint32_t RCC_RegDef_t::CSR
```

RCC control/status register

## 5.8.2.22 DCKCFGR

```
__vo uint32_t RCC_RegDef_t::DCKCFGR
```

RCC dedicated clock configuration register

## 5.8.2.23 DCKCFGR2

```
__vo uint32_t RCC_RegDef_t::DCKCFGR2
```

RCC dedicated clocks configuration register 2

#### 5.8.2.24 PLLCFGR

```
__vo uint32_t RCC_RegDef_t::PLLCFGR
```

RCC PLL configuration register

#### 5.8.2.25 PLLI2SCFGR

```
__vo uint32_t RCC_RegDef_t::PLLI2SCFGR
```

RCC PLLI2S configuration register

#### 5.8.2.26 PLLSAICFGR

```
__vo uint32_t RCC_RegDef_t::PLLSAICFGR
```

RCC PLLSAI configuration register

#### 5.8.2.27 SSCGR

```
__vo uint32_t RCC_RegDef_t::SSCGR
```

RCC spread spectrum clock generation register

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx.h

# 5.9 RTC\_date\_t Struct Reference

Data structure for holding date information.

```
#include <ds1307.h>
```

## **Public Attributes**

- uint8\_t date
- uint8\_t month
- · uint8 t year
- uint8\_t day

## 5.9.1 Detailed Description

Data structure for holding date information.

#### 5.9.2 Member Data Documentation

#### 5.9.2.1 date

```
uint8_t RTC_date_t::date
```

Day of the month (1-31).

#### 5.9.2.2 day

```
uint8_t RTC_date_t::day
```

Day of the week (1-7, where 1 is Sunday).

#### 5.9.2.3 month

```
uint8_t RTC_date_t::month
```

Month (1-12).

#### 5.9.2.4 year

```
uint8_t RTC_date_t::year
```

Year (0-99).

The documentation for this struct was generated from the following file:

• bsp/ds1307.h

# 5.10 RTC\_time\_t Struct Reference

Data structure for holding time information.

```
#include <ds1307.h>
```

## **Public Attributes**

- uint8\_t seconds
- uint8\_t minutes
- uint8\_t hours
- uint8\_t time\_format

# 5.10.1 Detailed Description

Data structure for holding time information.

## 5.10.2 Member Data Documentation

#### 5.10.2.1 hours

```
uint8_t RTC_time_t::hours
```

Hours (0-23).

#### 5.10.2.2 minutes

```
uint8_t RTC_time_t::minutes
```

Minutes (0-59).

#### 5.10.2.3 seconds

```
uint8_t RTC_time_t::seconds
```

Seconds (0-59).

## 5.10.2.4 time\_format

```
uint8_t RTC_time_t::time_format
```

Time format (12HRS\_AM, 12HRS\_PM, 24HRS).

The documentation for this struct was generated from the following file:

• bsp/ds1307.h

# 5.11 SPI\_Config\_t Struct Reference

Configuration structure for SPI peripheral.

```
#include <stm32f407xx_spi_driver.h>
```

#### **Public Attributes**

- uint8\_t SPI\_DeviceMode
- uint8\_t SPI\_BusConfig
- uint8\_t SPI\_SclkSpeed
- uint8\_t SPI\_DFF
- uint8\_t SPI\_CPOL
- uint8\_t SPI\_CPHA
- uint8\_t SPI\_SSM

# 5.11.1 Detailed Description

Configuration structure for SPI peripheral.

The documentation for this struct was generated from the following file:


• drivers/Inc/stm32f407xx\_spi\_driver.h

# 5.12 SPI\_Handle\_t Struct Reference

Handle structure for SPI peripheral.

```
#include <stm32f407xx_spi_driver.h>
```

Collaboration diagram for SPI\_Handle\_t:



#### **Public Attributes**

- SPI\_RegDef\_t \* pSPIx
- SPI\_Config\_t SPI\_Config
- uint8\_t \* pTxBuffer
- uint8\_t \* pRxBuffer
- uint32\_t TxLen
- uint32\_t RxLen
- uint8\_t TxState
- uint8\_t RxState

# 5.12.1 Detailed Description

Handle structure for SPI peripheral.

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx\_spi\_driver.h

# 5.13 SPI RegDef t Struct Reference

SPI peripheral register definition structure.

```
#include <stm32f407xx.h>
```

#### **Public Attributes**

- vo uint32 t CR1
- \_vo uint32\_t CR2
- \_\_vo uint32\_t SR
- \_vo uint32\_t DR
- \_vo uint32\_t CRCPR
- \_vo uint32\_t RXCRCR
- \_vo uint32\_t TXCRCR
- \_vo uint32\_t I2SCFGR
- \_\_vo uint32\_t I2SPR

## 5.13.1 Detailed Description

SPI peripheral register definition structure.

The documentation for this struct was generated from the following file:

drivers/Inc/stm32f407xx.h

# 5.14 SYSCFG\_RegDef\_t Struct Reference

SYSCFG peripheral register definition structure.

```
#include <stm32f407xx.h>
```

#### **Public Attributes**

- \_\_vo uint32\_t MEMRMP
- \_\_vo uint32\_t PMC
- \_\_vo uint32\_t EXTICR [4]
- uint32 t RESERVED1 [2]
- \_\_vo uint32\_t CMPCR
- uint32\_t RESERVED2 [2]
- \_\_vo uint32\_t CFGR

#### 5.14.1 Detailed Description

SYSCFG peripheral register definition structure.

## 5.14.2 Member Data Documentation

#### 5.14.2.1 CFGR

```
__vo uint32_t SYSCFG_RegDef_t::CFGR
```

SYSCFG configuration register (Offset: 0x2C)

#### 5.14.2.2 CMPCR

```
__vo uint32_t SYSCFG_RegDef_t::CMPCR
```

SYSCFG Compensation cell control register (Offset: 0x20)

#### 5.14.2.3 EXTICR

```
__vo uint32_t SYSCFG_RegDef_t::EXTICR[4]
```

SYSCFG external interrupt configuration registers (Offset: 0x08 - 0x14)

#### 5.14.2.4 MEMRMP

```
__vo uint32_t SYSCFG_RegDef_t::MEMRMP
```

SYSCFG memory remap register (Offset: 0x00)

## 5.14.2.5 PMC

```
__vo uint32_t SYSCFG_RegDef_t::PMC
```

SYSCFG peripheral mode configuration register (Offset: 0x04)

#### 5.14.2.6 RESERVED1

```
uint32_t SYSCFG_RegDef_t::RESERVED1[2]
```

Reserved bits (Offset: 0x18 - 0x1F)

## 5.14.2.7 RESERVED2

```
uint32_t SYSCFG_RegDef_t::RESERVED2[2]
```

Reserved bits (Offset: 0x24 - 0x2B)

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx.h

# 5.15 USART\_Config\_t Struct Reference

Configuration structure for USART (Universal Synchronous Asynchronous Receiver Transmitter) peripheral.

```
#include <stm32f407xx_usart_driver.h>
```

#### **Public Attributes**

- uint8\_t USART\_Mode
- uint8\_t USART\_Baud
- uint8\_t USART\_NoOfStopBits
- uint8\_t USART\_WordLength
- · uint8 t USART ParityControl
- uint8\_t USART\_HWFlowControl

## 5.15.1 Detailed Description

Configuration structure for USART (Universal Synchronous Asynchronous Receiver Transmitter) peripheral.

#### 5.15.2 Member Data Documentation

#### 5.15.2.1 USART\_Baud

```
uint8_t USART_Config_t::USART_Baud
```

Specifies the baud rate for serial communication.

## 5.15.2.2 USART\_HWFlowControl

```
uint8_t USART_Config_t::USART_HWFlowControl
```

Specifies the hardware flow control mode, if applicable.

#### 5.15.2.3 **USART\_Mode**

```
uint8_t USART_Config_t::USART_Mode
```

Specifies the USART operating mode (e.g., transmit, receive, or both).

#### 5.15.2.4 USART\_NoOfStopBits

```
uint8_t USART_Config_t::USART_NoOfStopBits
```

Specifies the number of stop bits to use in each frame.

#### 5.15.2.5 USART\_ParityControl

```
uint8_t USART_Config_t::USART_ParityControl
```

Specifies the parity control mode for error checking.

#### 5.15.2.6 USART\_WordLength

```
uint8_t USART_Config_t::USART_WordLength
```

Specifies the word length (number of data bits) for each frame.

The documentation for this struct was generated from the following file:


drivers/Inc/stm32f407xx\_usart\_driver.h

# 5.16 USART\_Handle\_t Struct Reference

Handle structure for USART peripheral.

```
#include <stm32f407xx_usart_driver.h>
```

Collaboration diagram for USART\_Handle\_t:



#### **Public Attributes**

- USART\_RegDef\_t \* pUSARTx
- USART\_Config\_t USART\_Config
- uint8\_t \* pTxBuffer
- uint8\_t \* pRxBuffer
- uint32 t TxLen
- uint32\_t RxLen
- uint8\_t TxBusyState
- uint8\_t RxBusyState

# 5.16.1 Detailed Description

Handle structure for USART peripheral.

#### 5.16.2 Member Data Documentation

## 5.16.2.1 pRxBuffer

```
uint8_t* USART_Handle_t::pRxBuffer
```

Pointer to the receive buffer.

#### 5.16.2.2 pTxBuffer

```
uint8_t* USART_Handle_t::pTxBuffer
```

Pointer to the transmit buffer.

#### 5.16.2.3 pUSARTx

```
USART_RegDef_t* USART_Handle_t::pUSARTx
```

Pointer to the USART peripheral's base address.

#### 5.16.2.4 RxBusyState

```
uint8_t USART_Handle_t::RxBusyState
```

Receiver state: BUSY (1) or IDLE (0).

# 5.16.2.5 RxLen

```
uint32_t USART_Handle_t::RxLen
```

Length of data to be received.

#### 5.16.2.6 TxBusyState

```
uint8_t USART_Handle_t::TxBusyState
```

Transmitter state: BUSY (1) or IDLE (0).

# 5.16.2.7 TxLen

```
uint32_t USART_Handle_t::TxLen
```

Length of data to be transmitted.

## 5.16.2.8 USART\_Config

```
USART_Config_t USART_Handle_t::USART_Config
```

USART configuration structure.

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx\_usart\_driver.h

# 5.17 USART\_RegDef\_t Struct Reference

USART peripheral register definition structure.

```
#include <stm32f407xx.h>
```

## **Public Attributes**

- \_vo uint32\_t SR
- \_\_vo uint32\_t DR
- \_vo uint32\_t BRR
- \_vo uint32\_t CR1
- \_\_vo uint32\_t CR2
- \_\_vo uint32\_t CR3
- \_vo uint32\_t GTPR

# 5.17.1 Detailed Description

USART peripheral register definition structure.

The documentation for this struct was generated from the following file:

• drivers/Inc/stm32f407xx.h

# **Chapter 6**


# **File Documentation**

# 6.1 bsp/ds1307.c File Reference

This file contains the implementation of functions for interfacing with a DS1307 Real-Time Clock (RTC) module.

```
#include "ds1307.h"
```

Include dependency graph for ds1307.c:



## **Functions**

• uint8\_t ds1307\_init ()

Initialize the DS1307 module.

void ds1307\_set\_current\_time (RTC\_time\_t \*rtc\_time)

Set the current time on the DS1307 RTC module.

void ds1307 set current date (RTC date t \*rtc date)

Set the current date on the DS1307 RTC module.

void ds1307\_get\_current\_time (RTC\_time\_t \*rtc\_time)

Get the current time from the DS1307 RTC module.

void ds1307\_get\_current\_date (RTC\_date\_t \*rtc\_date)

Get the current date from the DS1307 RTC module.

#### **Variables**

• I2C\_Handle\_t g\_ds1307I2cHandle

## 6.1.1 Detailed Description

This file contains the implementation of functions for interfacing with a DS1307 Real-Time Clock (RTC) module.

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

This source file provides the implementation of functions for initializing, configuring, reading, and writing data to a DS1307 Real-Time Clock (RTC) module using the I2C communication protocol. It includes functions to set and retrieve time and date information, convert between binary and Binary-Coded Decimal (BCD) formats, and manage the DS1307's control registers. These functions facilitate the integration of DS1307 RTC functionality into embedded applications.


Copyright

Copyright (c) 2023


# 6.2 bsp/ds1307.h File Reference

This file contains definitions and function prototypes for interfacing with a DS1307 Real-Time Clock (RTC) module.

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for ds1307.h:



This graph shows which files directly or indirectly include this file:



#### **Classes**

- struct RTC\_date\_t
  - Data structure for holding date information.
- struct RTC\_time\_t

Data structure for holding time information.

#### **Macros**

- #define DS1307 I2C I2C1
- #define DS1307 I2C GPIO PORT GPIOB
- #define DS1307 I2C SDA PIN GPIO PIN NO 7
- #define DS1307\_I2C\_SCL\_PIN GPIO\_PIN\_NO\_6
- #define DS1307\_I2C\_SPEED I2C\_SC\_SPEED\_SM
- #define DS1307\_I2C\_PUPD GPIO\_PIN\_PU
- #define DS1307\_I2C\_ADDRESS 0x68
- #define DS1307 ADDR SEC 0x00
- #define DS1307 ADDR MIN 0x01
- #define **DS1307 ADDR HRS** 0x02
- #define DS1307\_ADDR\_DAY 0x03
- #define DS1307\_ADDR\_DATE 0x04
- #define DS1307 ADDR MONTH 0x05
- #define DS1307\_ADDR\_YEAR 0x06
- #define TIME\_FORMAT\_12HRS\_AM 0
- #define TIME FORMAT 12HRS PM 1
- #define TIME\_FORMAT\_24HRS 2
- #define SUNDAY 1
- #define MONDAY 2
- #define TUESDAY 3
- #define WEDNESDAY 4
- #define THURSDAY 5
- #define FRIDAY 6
- #define SATURDAY 7

## **Functions**

- uint8\_t ds1307\_init ()
  - Initialize the DS1307 module.
- void ds1307\_set\_current\_time (RTC\_time\_t \*)

Set the current time on the DS1307 RTC module.

- void ds1307\_get\_current\_time (RTC\_time\_t \*)
  - Get the current time from the DS1307 RTC module.
- void ds1307\_set\_current\_date (RTC\_date\_t \*)
  - Set the current date on the DS1307 RTC module.
- void ds1307\_get\_current\_date (RTC\_date\_t \*)

Get the current date from the DS1307 RTC module.

# 6.2.1 Detailed Description

This file contains definitions and function prototypes for interfacing with a DS1307 Real-Time Clock (RTC) module.

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

Copyright

Copyright (c) 2023

# 6.3 bsp/keypad.c File Reference

Source file containing functions for interfacing with a keypad.

#include "keypad.h"
Include dependency graph for keypad.c:



## **Functions**

• void Keypad\_ScanAndPrint (uint8\_t row\_number, uint8\_t row\_pin, uint8\_t column\_pin, GPIO\_RegDef\_t \*InputOutput\_port)

Scan and print the pressed key on the keypad.

## **Variables**

char \* Keypad [4][4]
 Keypad key mappings.

,, , ,, ,,

# 6.3.1 Detailed Description

Source file containing functions for interfacing with a keypad.

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

Copyright

Copyright (c) 2023

#### 6.3.2 Variable Documentation

#### 6.3.2.1 Keypad

Keypad key mappings.


This 4x4 array defines the key mappings of the keypad.

# 6.4 bsp/keypad.h File Reference


Header file containing definitions and function prototypes for interfacing with a keypad.

```
#include "../drivers/Inc/stm32f407xx.h"
#include "lcd.h"
```

Include dependency graph for keypad.h:



This graph shows which files directly or indirectly include this file:



## **Functions**

void Keypad\_ScanAndPrint (uint8\_t row\_number, uint8\_t row\_pin, uint8\_t column\_pin, GPIO\_RegDef\_t \*p← GPIOx)

Scan and print the pressed key on the keypad.

# 6.4.1 Detailed Description

Header file containing definitions and function prototypes for interfacing with a keypad.

Version

0.1

Date

2023-10-07

Author

Mohamed Ali Haoufa

Copyright


Copyright (c) 2023

# 6.5 bsp/lcd.c File Reference

This file contains the driver implementation for controlling an LCD (Liquid Crystal Display).

#include "lcd.h"

Include dependency graph for lcd.c:



#### **Functions**

void lcd\_send\_command (uint8\_t cmd)

Send a command to the LCD.

void lcd print char (uint8 t data)

Print a character on the LCD.

void lcd\_print\_string (char \*message)

Print a string on the LCD.

void lcd init (void)

Initialize the LCD module.

void lcd\_set\_cursor (uint8\_t row, uint8\_t column)

Set the cursor position on the LCD.

void lcd\_display\_clear (void)

Clear the LCD display.

void lcd\_display\_return\_home (void)

Return the cursor to the home position on the LCD.

## 6.5.1 Detailed Description

This file contains the driver implementation for controlling an LCD (Liquid Crystal Display).

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

This driver provides functions to initialize, control, and display text on an LCD using a 4-bit parallel data transmission method. It includes functions for sending commands, printing characters and strings, and clearing the display. The driver abstracts the hardware interactions, making it easy to interface with an LCD in embedded applications.


Copyright

Copyright (c) 2023


# 6.6 bsp/lcd.h File Reference

This file contains definitions and function prototypes for interfacing with an LCD (Liquid Crystal Display).

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for lcd.h:



This graph shows which files directly or indirectly include this file:



## Macros

- #define LCD\_GPIO\_PORT GPIOD
- #define LCD\_GPIO\_RS GPIO\_PIN\_NO\_0
- #define LCD\_GPIO\_RW GPIO\_PIN\_NO\_1
- #define LCD\_GPIO\_EN GPIO\_PIN\_NO\_2
- #define LCD GPIO D4 GPIO PIN NO 3
- #define LCD\_GPIO\_D5 GPIO\_PIN\_NO\_4
- #define LCD GPIO D6 GPIO PIN NO 5
- #define LCD\_GPIO\_D7 GPIO\_PIN\_NO\_6
- #define **LCD\_CMD\_4DL\_2N\_5X8F** 0x28
- #define LCD CMD DON CON 0x0E
- #define LCD\_CMD\_DIS\_CLEAR 0x01
- #define LCD\_CMD\_INCADD 0x06
- #define LCD\_CMD\_DIS\_RETURN\_HOME 0x02

#### **Functions**

• void lcd\_init (void)

Initialize the LCD module.

void lcd\_send\_command (uint8\_t cmd)

Send a command to the LCD.

void lcd\_print\_char (uint8\_t data)

Print a character on the LCD.

void lcd\_print\_string (char \*message)

Print a string on the LCD.

• void lcd\_set\_cursor (uint8\_t row, uint8\_t column)

Set the cursor position on the LCD.

void lcd\_display\_clear (void)

Clear the LCD display.

void lcd\_display\_return\_home (void)

Return the cursor to the home position on the LCD.

## 6.6.1 Detailed Description

This file contains definitions and function prototypes for interfacing with an LCD (Liquid Crystal Display).

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

This header file provides definitions for GPIO pins and LCD commands, as well as function prototypes for initializing, controlling, and displaying text on an LCD. It serves as an interface to abstract the low-level hardware interactions required for LCD operation, making it easier to integrate LCD functionality into embedded applications.


Copyright

Copyright (c) 2023

## 6.7 drivers/Inc/stm32f407xx.h File Reference

Header file containing all the necessary information about the STM32F407xx MCU.

```
#include <stddef.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdlib.h>
#include <stdbool.h>
#include <math.h>
#include "stm32f407xx_gpio_driver.h"
#include "stm32f407xx_rcc_driver.h"
#include "stm32f407xx_i2c_driver.h"
#include "stm32f407xx_spi_driver.h"
#include "stm32f407xx_spi_driver.h"
#include dependency graph for stm32f407xx.h:
```



This graph shows which files directly or indirectly include this file:



#### **Classes**

• struct GPIO\_RegDef\_t

GPIO peripheral register definition structure.

struct RCC\_RegDef\_t

RCC peripheral register definition structure.

struct EXTI\_RegDef\_t

EXTI peripheral register definition structure.

• struct SYSCFG\_RegDef\_t

SYSCFG peripheral register definition structure.

struct SPI\_RegDef\_t

SPI peripheral register definition structure.

struct I2C\_RegDef\_t

I2C peripheral register definition structure.

struct USART\_RegDef\_t

USART peripheral register definition structure.

#### **Macros**

```
 #define __vo volatile

     volatile 32bit register Define for accessing a volatile 32-bit register

    #define __weak __attribute__((weak))

     Define for the weak attribute.

    #define NVIC_ISER0 ((__vo uint32_t*)0xE000E100)

    #define NVIC ISER1 (( vo uint32 t*)0xE000E104)

    #define NVIC_ISER2 ((__vo uint32_t*)0xE000E108)

#define NVIC_ISER3 ((__vo uint32_t*)0xE000E10C)

    #define NVIC_ISER4 (( vo uint32 t*)0xE000E110)

    #define NVIC_ISER5 ((__vo uint32_t*)0xE000E114)

    #define NVIC_ISER6 ((__vo uint32_t*)0xE000E118)

    #define NVIC_ISER7 (( vo uint32 t*)0xE000E11C)

    #define NVIC_ICER0 ((__vo uint32_t*)0xE000E180)

    #define NVIC_ICER1 ((__vo uint32_t*)0xE000E184)

    #define NVIC_ICER2 ((__vo uint32_t*)0xE000E188)

#define NVIC_ICER3 ((__vo uint32_t*)0xE000E18C)
• #define NVIC_ICER4 ((__vo uint32_t*)0xE000E190)

    #define NVIC_ICER5 ((__vo uint32_t*)0xE000E194)

    #define NVIC ICER6 (( vo uint32 t*)0xE000E198)

#define NVIC_ICER7 ((__vo uint32_t*)0xE000E19C)
#define NVIC_PR_BASE_ADDR ((__vo uint32_t*)0xE000E400)
• #define NO PR BITS IMPLEMENTED 4

    #define FLASH BASEADDR 0x08000000U

    #define SRAM1 BASEADDR (uint32 t)0x20000000

    #define SRAM SRAM1 BASE ADDR

    #define ROM_BASEADDR 0x1FFF0000U

    #define SRAM2 BASEADDR 0x2001C000U

    #define PERIPH BASEADDR 0x40000000U

    #define APB1PERIPH BASEADDR PERIPH BASEADDR

    #define APB2PERIPH_BASEADDR 0x40010000U

    #define AHB1PERIPH BASEADDR 0x40020000U

    #define AHB2PERIPH BASEADDR 0x50000000U

    #define GPIOA BASEADDR (AHB1PERIPH BASEADDR + 0x0000)

    #define GPIOB BASEADDR (AHB1PERIPH BASEADDR + 0x0400)

    #define GPIOC BASEADDR (AHB1PERIPH BASEADDR + 0x0800)

    #define GPIOD_BASEADDR (AHB1PERIPH_BASEADDR + 0x0C00)

    #define GPIOE_BASEADDR (AHB1PERIPH_BASEADDR + 0x1000)

    #define GPIOF_BASEADDR (AHB1PERIPH_BASEADDR + 0x1400)

    #define GPIOG BASEADDR (AHB1PERIPH BASEADDR + 0x1800)

    #define GPIOH BASEADDR (AHB1PERIPH BASEADDR + 0x1C00)

    #define GPIOI BASEADDR (AHB1PERIPH BASEADDR + 0x2000)

    #define RCC BASEADDR (AHB1PERIPH BASEADDR + 0x3800)

    #define DMA1_BASEADDR (AHB1PERIPH_BASEADDR + 0x6000)

    #define DMA2 BASEADDR (AHB1PERIPH BASEADDR + 0x6400)

    #define CRC BASEADDR (AHB1PERIPH BASEADDR + 0x3000)

    #define FIR BASEADDR (AHB1PERIPH BASEADDR + 0x3C00)

    #define I2C1 BASEADDR (APB1PERIPH BASEADDR+0x5400)

    #define I2C2_BASEADDR (APB1PERIPH_BASEADDR+0x5800)

    #define I2C3 BASEADDR (APB1PERIPH BASEADDR+0x5C00)

    #define SPI2 BASEADDR (APB1PERIPH BASEADDR+0x3800)

    #define SPI3 BASEADDR (APB1PERIPH BASEADDR+0x3C00)

    #define USART2_BASEADDR (APB1PERIPH_BASEADDR+0x4400)
```

```
    #define USART3 BASEADDR (APB1PERIPH BASEADDR+0x4800)
```

- #define UART4 BASEADDR (APB1PERIPH BASEADDR+0x4C00)
- #define UART5\_BASEADDR (APB1PERIPH\_BASEADDR+0x5000)
- #define SPI1 BASEADDR (APB2PERIPH BASEADDR+0x3000)
- #define SPI4 BASEADDR (APB2PERIPH BASEADDR+0x3400)
- #define USART1 BASEADDR (APB2PERIPH BASEADDR+0x1000)
- #define USART6 BASEADDR (APB2PERIPH BASEADDR+0x1400)
- #define SYSCFG\_BASEADDR (APB2PERIPH\_BASEADDR+0x3800)
- #define EXTI\_BASEADDR (APB2PERIPH\_BASEADDR+0x3C00)
- #define GPIOA ((GPIO RegDef t\*)GPIOA BASEADDR)
- #define GPIOB ((GPIO\_RegDef\_t\*)GPIOB\_BASEADDR)
- #define GPIOC ((GPIO RegDef t\*)GPIOC BASEADDR)
- #define GPIOD ((GPIO RegDef t\*)GPIOD BASEADDR)
- #define GPIOE ((GPIO RegDef t\*)GPIOE BASEADDR)
- #define GPIOF ((GPIO\_RegDef\_t\*)GPIOF\_BASEADDR)
- #define GPIOG ((GPIO RegDef t\*)GPIOG BASEADDR)
- #define GPIOH ((GPIO RegDef t\*)GPIOH BASEADDR)
- #define GPIOI ((GPIO RegDef t\*)GPIOI BASEADDR)
- #define RCC ((RCC RegDef t\*)RCC BASEADDR)
- #define EXTI ((EXTI\_RegDef\_t\*)EXTI\_BASEADDR)
- #define SYSCFG ((SYSCFG\_RegDef\_t\*)SYSCFG\_BASEADDR)
- #define SPI1 ((SPI RegDef t\*)SPI1 BASEADDR)
- #define SPI2 ((SPI RegDef t\*)SPI2 BASEADDR)
- #define SPI3 ((SPI RegDef t\*)SPI3 BASEADDR)
- #define SPI4 ((SPI RegDef t\*)SPI4 BASEADDR)
- #define I2C1 ((I2C\_RegDef\_t\*)I2C1\_BASEADDR)
- #define I2C2 ((I2C RegDef t\*)I2C2 BASEADDR)
- #define I2C3 ((I2C RegDef t\*)I2C3 BASEADDR)
- #define USART1 ((USART\_RegDef\_t\*)USART1\_BASEADDR)
- #define USART2 ((USART\_RegDef\_t\*)USART2\_BASEADDR)
- #define **USART3** ((USART RegDef t\*)USART3 BASEADDR)
- #define UART4 ((USART RegDef t\*)UART4 BASEADDR)
- #define UART5 ((USART\_RegDef\_t\*)UART5\_BASEADDR)
- #define USART6 ((USART\_RegDef\_t\*)USART6\_BASEADDR)
- #define **GPIOA\_PCLK\_EN()** ( RCC->AHB1ENR |= (1<<0) )
- #define GPIOB\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<1) )</li>
- #define GPIOC\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<2) )</li>
- #define **GPIOD\_PCLK\_EN**() ( RCC->AHB1ENR |= (1<<3) )
- #define **GPIOE\_PCLK\_EN**() ( RCC->AHB1ENR |= (1<<4) )
- #define **GPIOF\_PCLK\_EN()** ( RCC->AHB1ENR |= (1<<5) )
- #define **GPIOG PCLK EN**() ( RCC->AHB1ENR |= (1<<6) )
- #define GPIOH\_PCLK\_EN() ( RCC->AHB1ENR |= (1<<7) )
- #define **GPIOI PCLK EN**() ( RCC->AHB1ENR |= (1<<8) )
- #define I2C1\_PCLK\_EN() ( RCC->APB1ENR |= (1<<21) )
- #define I2C2\_PCLK\_EN() ( RCC->APB1ENR |= (1<<22) )</li>
- #define I2C3\_PCLK\_EN() ( RCC->APB1ENR |= (1<<23) )</li>
- #define **SPI1 PCLK EN**() ( RCC->APB2ENR |= (1<<12) )
- #define **SPI2\_PCLK\_EN**() ( RCC->APB1ENR |= (1<<14) )
- #define **SPI3\_PCLK\_EN**() ( RCC->APB1ENR |= (1<<15) )
- #define SPI4\_PCLK\_EN() ( RCC->APB2ENR |= (1<<13) )</li>
- #define  ${\bf USART1\_PCLK\_EN}()$  ( RCC->APB2ENR |= (1<<4) )
- #define USART2\_PCLK\_EN() ( RCC->APB1ENR |= (1<<17) )</li>
- #define  $USART3\_PCLK\_EN()$  ( RCC->APB1ENR |= (1<<18) )
- #define **UART4\_PCLK\_EN**() ( RCC->APB1ENR |= (1<<19) )
- #define  $UART5\_PCLK\_EN()$  ( RCC->APB1ENR |= (1<<20) )

- #define USART6\_PCLK\_EN() ( RCC->APB2ENR |= (1<<5) )</li>
- #define SYSCFG\_PCLK\_EN() ( RCC->APB2ENR |= (1<<14) )</li>
- #define **GPIOA\_PCLK\_DI**() ( RCC->AHB1ENR &= ~(uint32\_t)(1<<0) )
- #define **GPIOB\_PCLK\_DI**() ( RCC->AHB1ENR &= ~(uint32 t)(1<<1) )
- #define **GPIOC\_PCLK\_DI**() ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<2) )
- #define **GPIOD\_PCLK\_DI**() ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<3) )
- #define **GPIOE\_PCLK\_DI**() ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<4) )
- #define GPIOF\_PCLK\_DI() ( RCC->AHB1ENR &= ~(uint32\_t)(1<<5) )</li>
- #define GPIOG\_PCLK\_DI() ( RCC->AHB1ENR &= ~(uint32\_t)(1<<6) )</li>
- #define **GPIOH\_PCLK\_DI**() ( RCC->AHB1ENR &= ~(uint32 t)(1<<7) )
- #define **GPIOI\_PCLK\_DI**() ( RCC->AHB1ENR &=  $\sim$ (uint32\_t)(1<<8) )
- #define I2C1\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<21) )
- #define I2C2\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<22) )</li>
- #define I2C3 PCLK\_DI() ( RCC->APB1ENR &= ~(uint32 t)(1<<23) )
- #define SPI1\_PCLK\_DI() ( RCC->APB2ENR &= ~(uint32 t)(1<<12) )</li>
- #define **SPI2 PCLK DI**() ( RCC->APB1ENR &= ~(uint32 t)(1<<14) )
- #define SPI3\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<15) )</li>
- #define **SPI4\_PCLK\_DI**() ( RCC->APB2ENR &= ~(uint32\_t)(1<<13) )
- #define  $USART1\_PCLK\_DI()$  ( RCC->APB2ENR &=  $\sim$ (uint32\_t)(1<<4) )
- #define USART2\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<17) )</li>
- #define **USART3 PCLK DI**() ( RCC->APB1ENR &= ~(uint32 t)(1<<18) )
- #define **UART4\_PCLK\_DI**() ( RCC->APB1ENR &= ~(uint32 t)(1<<19) )
- #define UART5\_PCLK\_DI() ( RCC->APB1ENR &= ~(uint32\_t)(1<<20) )</li>
- #define USART6\_PCLK\_DI() ( RCC->APB2ENR &= ~(uint32\_t)(1<<5) )</li>
- #define SYSCFG\_PCLK\_DI() ( RCC->APB2ENR &= ~(uint32\_t)(1<<14) )</li>
- #define GPIOA\_REG\_RESET() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<0) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<0) );}while(0)
- #define **GPIOB\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<1) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<1) ); while(0)
- #define **GPIOC\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<2) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<2) );}while(0)
- #define **GPIOD\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<3) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<3) );}while(0)
- #define **GPIOE\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<4) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<4) );}while(0)
- #define **GPIOF\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<5) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<5) ); while(0)
- #define **GPIOG\_REG\_RESET**() do{ ( RCC->AHB1RSTR |= (1<<6) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<6) );}while(0)
- #define **GPIOH\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<7) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<7) ); while(0)
- #define **GPIOI\_REG\_RESET**() do{ ( RCC->AHB1RSTR  $\mid$ = (1<<8) ); ( RCC->AHB1RSTR &=  $\sim$ (1<<8) );}while(0)
- #define I2C1\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<21) ); ( RCC->APB1RSTR &=  $\sim$ (1<<21) ); while(0)
- #define I2C2\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<22) ); ( RCC->APB1RSTR &=  $\sim$ (1<<22) );}while(0)
- #define I2C3\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<23) ); ( RCC->APB1RSTR &=  $\sim$ (1<<23) );}while(0)
- #define SPI1\_REG\_RESET() do{ ( RCC->APB2RSTR |= (1<<12) ); ( RCC->APB2RSTR &=  $\sim$ (1<<12) );}while(0)
- #define SPI2\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<14) ); ( RCC->APB1RSTR &=  $\sim$ (1<<14) );}while(0)
- #define SPI3\_REG\_RESET() do{ ( RCC->APB1RSTR  $\mid$ = (1<<15) ); ( RCC->APB1RSTR &=  $\sim$ (1<<15) ); while(0)

• #define SPI4\_REG\_RESET() do{ ( RCC->APB2RSTR  $\mid$ = (1<<13) ); ( RCC->APB2RSTR &=  $\sim$ (1<<13) ); while(0)

- #define **USART1\_REG\_RESET**() do{ ( RCC->APB2RSTR |= (1<<4) ); ( RCC->APB2RSTR &=  $\sim$ (1<<4) );}while(0)
- #define USART2\_REG\_RESET() do{ ( RCC->APB1RSTR |= (1<<17) ); ( RCC->APB1RSTR &= ~(1<<17) );}while(0)</li>
- #define USART3\_REG\_RESET() do{ ( RCC->APB1RSTR |= (1<<18) ); ( RCC->APB1RSTR &= ~(1<<18) );}while(0)</li>
- #define **UART4\_REG\_RESET**() do{ ( RCC->APB1RSTR |= (1<<19) ); ( RCC->APB1RSTR &=  $\sim$ (1<<19) );}while(0)
- #define **UART5\_REG\_RESET**() do{ ( RCC->APB1RSTR |= (1<<20) ); ( RCC->APB1RSTR &=  $\sim$ (1<<20) );}while(0)
- #define **USART6\_REG\_RESET**() do{ ( RCC->APB2RSTR  $\mid$ = (1<<5) ); ( RCC->APB2RSTR &=  $\sim$ (1<<5) );}while(0)
- #define GPIO BASEADDR TO CODE(x)

Macro to convert GPIO base address to port code.

- #define IRQ\_NO\_EXTI0 6
- #define IRQ NO EXTI1 7
- #define IRQ NO EXTI2 8
- #define IRQ NO EXTI3 9
- #define IRQ\_NO\_EXTI4 10
- #define IRQ\_NO\_EXTI9\_5 23
- #define IRQ NO EXTI15 10 40
- #define IRQ NO SPI1 35
- #define IRQ NO SPI2 36
- #define IRQ\_NO\_SPI3 51
- #define IRQ\_NO\_SPI4 84
- #define IRQ\_NO\_I2C1\_EV 31
- #define IRQ\_NO\_I2C1\_ER 32
- #define IRQ\_NO\_I2C2\_EV 33
- #define IRQ\_NO\_I2C2\_ER 34
- #define IRQ\_NO\_I2C3\_EV 79
- #define IRQ\_NO\_I2C3\_ER 80
- #define IRQ\_NO\_USART1 37
- #define IRQ\_NO\_USART2 38
- #define IRQ\_NO\_USART3 39#define IRQ\_NO\_UART4 52
- #define IRQ\_NO\_UART5 53
- #define IRQ\_NO\_USART6 71
- #define NVIC IRQ PRI0 0
- #define NVIC\_IRQ\_PRI1 1
- #define NVIC\_IRQ\_PRI2 2
- #define NVIC\_IRQ\_PRI3 3
- #define NVIC\_IRQ\_PRI4 4
- #define NVIC\_IRQ\_PRI5 5
- #define NVIC\_IRQ\_PRI6 6
- #define NVIC\_IRQ\_PRI7 7
- #define NVIC\_IRQ\_PRI8 8
- #define NVIC IRQ PRI9 9
- #define NVIC\_IRQ\_PRI10 10
- #define NVIC\_IRQ\_PRI11 11
- #define NVIC\_IRQ\_PRI12 12
- #define NVIC\_IRQ\_PRI13 13
- #define NVIC IRQ PRI14 14
- #define NVIC IRQ PRI15 15

- #define SPI\_CR1\_CPHA 0
- #define SPI\_CR1\_CPOL 1
- #define SPI\_CR1\_MSTR 2
- #define SPI CR1 BR 3
- #define SPI CR1 SPE 6
- #define SPI\_CR1\_LSBFIRST 7
- #define SPI CR1 SSI 8
- #define SPI\_CR1\_SSM 9
- #define SPI\_CR1\_RXONLY 10
- #define SPI\_CR1\_DFF 11
- #define SPI\_CR1\_CRCNEXT 12
- #define SPI CR1 CRCEN 13
- #define SPI\_CR1\_BIDIOE 14
- #define SPI CR1 BIDIMODE 15
- #define SPI\_CR2\_RXDMAEN 0
- #define SPI CR2 TXDMAEN 1
- #define SPI CR2 SSOE 2
- #define SPI\_CR2\_FRF 4
- #define SPI\_CR2\_ERRIE 5
- #define SPI\_CR2\_RXNEIE 6
- #define SPI\_CR2\_TXEIE 7
- #define SPI\_SR\_RXNE 0
- #define SPI SR TXE 1
- #define SPI\_SR\_CHSIDE 2
- #define SPI SR UDR 3
- #define SPI\_SR\_CRCERR 4
- #define SPI\_SR\_MODF 5
- #define SPI SR OVR 6
- #define SPI SR BSY 7
- #define SPI\_SR\_FRE 8
- #define I2C\_CR1\_PE 0
- #define I2C CR1 SMBUS 1
- #define I2C\_CR1\_SMBTYPE 3
- #define I2C\_CR1\_ENARP 4
- #define I2C\_CR1\_ENPEC 5
- #define I2C\_CR1\_ENGC 6
- #define I2C\_CR1\_NOSTRETCH 7
- #define I2C\_CR1\_START 8
- #define I2C\_CR1\_STOP 9
- #define I2C\_CR1\_ACK 10
- #define I2C CR1 POS 11
- #define I2C\_CR1\_PEC 12
- #define I2C\_CR1\_ALERT 13
- #define I2C\_CR1\_SWRST 15
- #define I2C\_OAR1\_ADD0 0
- #define I2C OAR1 ADD 1
- #define I2C OAR1 ADDMODE 15
- #define I2C\_OAR2\_ENDUAL 0
- #define I2C\_OAR2\_ADD2 1
- #define I2C\_CR2\_FREQ 0
- #define I2C CR2 ITERREN 8
- #define I2C\_CR2\_ITEVTEN 9
- #define I2C\_CR2\_ITBUFEN 10
- #define I2C\_CR2\_DMAEN 11
- #define I2C\_CR2\_LAST 12

- #define I2C\_SR1\_SB 0
- #define I2C\_SR1\_ADDR 1
- #define I2C\_SR1\_BTF 2
- #define I2C\_SR1\_ADD10 3
- #define I2C SR1 STOPF 4
- #define I2C\_SR1\_RxNE 6
- #define I2C SR1 TxE 7
- #define I2C\_SR1\_BERR 8
- #define I2C\_SR1\_ARLO 9
- #define I2C SR1 AF 10
- #define I2C SR1 OVR 11
- #define I2C SR1 PECERR 12
- #define I2C\_SR1\_TIMEOUT 14
- #define I2C SR1 SMBALERT 15
- #define I2C\_SR2\_MSL 0
- #define I2C SR2 BUSY 1
- #define I2C\_SR2\_TRA 2
- #define I2C SR2 GENCALL 4
- #define I2C\_SR2\_SMBDEFAULT 5
- #define I2C\_SR2\_SMBHOST 6
- #define I2C\_SR2\_DUALF 7
- #define I2C\_SR2\_PEC 8
- #define I2C CCR CCR 0
- #define I2C\_CCR\_DUTY 14
- \* #define 120\_0011\_0011 15
- #define I2C\_CCR\_FS 15
- #define I2C\_TRISE\_TRISE 0
- #define I2C\_FLTR\_DNF 0
- #define I2C\_FLTR\_ANOFF 4
- #define USART\_SR\_PE 0
- #define USART\_SR\_FE 1
- #define USART\_SR\_NF 2
- #define USART\_SR\_ORE 3
- #define USART\_SR\_IDLE 4#define USART\_SR\_RXNE 5
- #define USART SR TC 6
- #define USART SR TXE 7
- #define USART\_SR\_LBD 8
- #define USART\_SR\_CTS 9
- #define USART\_DR\_DR 0
- #define USART BRR DIV FRACTION 0
- #define USART BRR DIV MANTISSA 4
- #define USART\_CR1\_SBK 0
- #define USART\_CR1\_RWU 1
- #define USART\_CR1\_RE 2
- #define USART\_CR1\_TE 3
- #define USART\_CR1\_IDLEIE 4
- #define USART\_CR1\_RXNEIE 5
- #define USART\_CR1\_TCIE 6
- #define USART\_CR1\_TXEIE 7
- #define USART\_CR1\_PEIE 8
- #define USART CR1 PS 9
- #define USART\_CR1\_PCE 10
- #define USART CR1 WAKE 11
- #define USART CR1 M 12
- #define USART\_CR1\_UE 13

- #define USART\_CR1\_OVER8 15
- #define USART\_CR2\_ADD 4
- #define USART\_CR2\_LBDL 5
- #define USART CR2 LBDIE 6
- #define USART CR2 LBCL 8
- #define USART\_CR2\_CPHA 9
- #define USART CR2 CPOL 10
- #define USART\_CR2\_CLKEN 11
- #define USART\_CR2\_STOP 12
- #define USART CR2 LINEN 14
- #define USART CR3 EIE 0
- #define USART CR3 IREN 1
- #define USART\_CR3\_IRLP 2
- #define USART CR3 HDSEL 3
- #define USART\_CR3\_NACK 4
- #define USART CR3 SCEN 5
- #define USART CR3 DMAR 6
- #define USART CR3 DMAT 7
- #define USART\_CR3\_RTSE 8
- #define USART\_CR3\_CTSE 9
- #define USART\_CR3\_CTSIE 10
- #define USART\_CR3\_ONEBIT 11
- #define USART GTPR PSC 0
- #define USART\_GTPR\_GT 8
- #define RCC CR HSION 0
- #define RCC\_CR\_HSIRDY 1
- #define RCC\_CR\_HSITRIM 3
- #define RCC CR HSICAL 8
- #define RCC\_CR\_HSEON 16
- #define RCC\_CR\_HSERDY 17
- #define RCC\_CR\_HSEBYP 18
- #define RCC CR CSSON 19
- #define RCC\_CR\_PLLON 24
- #define RCC\_CR\_PLLRDY 25
- #define RCC\_CR\_PLLI2SON 26
- #define RCC\_CR\_PLLI2SRDY 27
- #define RCC\_CR\_PLLSAION 28
- #define RCC\_CR\_PLLSAIRDY 29
- #define RCC\_PLLCFGR\_PLLM 0
- #define RCC\_PLLCFGR\_PLLN 6
- #define RCC\_PLLCFGR\_PLLP 16
- #define RCC\_PLLCFGR\_PLLSRC 22
- #define RCC\_PLLCFGR\_PLLQ 24
- #define RCC\_CFGR\_SW 0
- #define RCC\_CFGR\_SWS 2
- #define RCC\_CFGR\_HPRE 4
- #define RCC\_CFGR\_PPRE1 10
- #define RCC\_CFGR\_PPRE2 13
- #define RCC\_CFGR\_RTCPRE 16
- #define RCC\_CFGR\_MCO1 21
- #define RCC\_CFGR\_I2SSRC 23
- #define RCC\_CFGR\_MCO1PRE 24
- #define RCC\_CFGR\_MCO2PRE 27
- #define RCC\_CFGR\_MCO2 30
- #define RCC\_CIR\_LSIRDYF 0

- #define RCC\_CIR\_LSERDYF 1
- #define RCC\_CIR\_HSIRDYF 2
- #define RCC\_CIR\_HSERDYF 3
- #define RCC CIR PLLRDYF 4
- #define RCC CIR PLLI2SRDYF 5
- #define RCC\_CIR\_PLLSAIRDYF 6
- #define RCC CIR CSSF 7
- #define RCC\_CIR\_LSIRDYIE 8
- #define RCC\_CIR\_LSERDYIE 9
- #define RCC CIR HSIRDYIE 10
- #define RCC CIR HSERDYIE 11
- #define RCC CIR PLLRDYIE 12
- #define RCC\_CIR\_PLLI2SRDYIE 13
- #define RCC CIR PLLSAIRDYIE 14
- #define RCC\_CIR\_LSIRDYC 16
- #define RCC CIR LSERDYC 17
- #define RCC CIR HSIRDYC 18
- #define RCC CIR HSERDYC 19
- #define RCC\_CIR\_PLLRDYC 20
- #define RCC\_CIR\_PLLI2SRDYC 21
- #define RCC\_CIR\_PLLSAIRDYC 22
- #define RCC AHB1RSTR GPIOA 0
- #define RCC AHB1RSTR GPIOB 1
- #define RCC\_AHB1RSTR\_GPIOC 2
- #define RCC AHB1RSTR GPIOD 3
- #define RCC\_AHB1RSTR\_GPIOE 4
- #define RCC\_AHB1RSTR\_ GPIOF 5
- #define RCC AHB1RSTR GPIOG 6
- #define RCC AHB1RSTR GPIOH 7
- #define RCC\_AHB1RSTR\_GPIOI 8
- #define RCC\_AHB1RSTR\_CRC 12
- #define RCC AHB1RSTR DMA1 21
- #define RCC\_AHB1RSTR\_DMA2 22
- #define RCC\_AHB1RSTR\_ETHMAC 25
- #define RCC\_AHB1RSTR\_OTGHS 29
- #define RCC\_AHB1RSTR\_OTGHSULPI 30
- #define RCC\_AHB2RSTR\_DCMI 0
- #define RCC\_AHB2RSTR\_CRYP 4
- #define RCC\_AHB2RSTR\_HASH 5
- #define RCC AHB2RSTR RNG 6
- #define RCC AHB2RSTR OTGFS 7
- #define RCC\_AHB3RSTR\_FSMC 0
- #define RCC\_APB1RSTR\_TIM2 0
- #define RCC\_APB1RSTR\_TIM3 1
- #define RCC\_APB1RSTR\_TIM4 2
- #define RCC\_APB1RSTR\_TIM5 3
- #define RCC\_APB1RSTR\_TIM6 4
- #define RCC\_APB1RSTR\_TIM7 5
- #define RCC\_APB1RSTR\_TIM12 6
- #define RCC\_APB1RSTR\_TIM13 7
- #define RCC\_APB1RSTR\_TIM14 8
- #define RCC\_APB1RSTR\_WWDG 11
- #define RCC\_APB1RSTR\_SPI2 14
- #define RCC\_APB1RSTR\_SPI3 15
- #define RCC\_APB1RSTR\_USART2 17

- #define RCC APB1RSTR USART3 18
- #define RCC\_APB1RSTR\_UART4 19
- #define RCC\_APB1RSTR\_UART5 20
- #define RCC APB1RSTR I2C1 21
- #define RCC APB1RSTR I2C2 22
- #define RCC\_APB1RSTR\_I2C3 23
- #define RCC APB1RSTR CAN1 25
- #define RCC\_APB1RSTR\_CAN2 26
- #define RCC\_APB1RSTR\_PWR 28
- #define RCC APB1RSTR DAC 29
- #define RCC\_APB1RSTR\_UART7 30
- #define RCC\_APB1RSTR\_UART8 31
- #define RCC\_APB2RSTR\_TIM1 0
- #define RCC APB2RSTR TIM8 1
- #define RCC\_APB2RSTR\_USART1 4
- #define RCC APB2RSTR USART6 5
- #define RCC APB2RSTR ADC 8
- #define RCC APB2RSTR SDIO 11
- #define RCC APB2RSTR SPI1 12
- #define RCC\_APB2RSTR\_SYSCFG 14
- #define RCC\_APB2RSTR\_TIM9 16
- #define RCC\_APB2RSTR\_TIM10 17
- #define RCC\_APB2RSTR\_TIM11 18
- #define RCC\_AHB1LPENR\_GPIOALPEN 0
- #define RCC AHB1LPENR GPIOBLPEN 1
- #define RCC\_AHB1LPENR\_GPIOCLPEN 2
- #define RCC AHB1LPENR GPIODLPEN 3
- #define RCC\_AHB1LPENR\_GPIOELPEN 4
- #define RCC\_AHB1LPENR\_GPIOFLPEN 5
- #define RCC\_AHB1LPENR\_GPIOGLPEN 6
- #define RCC\_AHB1LPENR\_GPIOHLPEN 7
- #define RCC\_AHB1LPENR\_GPIOILPEN 8
- #define RCC\_AHB1LPENR\_CRCEN 12
  #define RCC\_AHB1LPENR\_DMA1LPEN 21
- #define RCC AHB1LPENR DMA2LPEN 22
- #define RCC AHB1LPENR ETHMACLPEN 25
- #define RCC AHB1LPENR ETHMACTXLPEN 26
- #define RCC\_AHB1LPENR\_ETHMACRXLPEN 27
- #define RCC AHB1LPENR ETHMACPTPLPEN 28
- #define RCC AHB1LPENR OTGHSLPEN 29
- #define RCC AHB1LPENR OTGHSHULPI 30
- #define RCC\_AHB2LPENR\_DCMILPEN 0
- #define RCC\_AHB2LPENR\_CRYPLPEN 4
- #define RCC\_AHB2LPENR\_HASHLPEN 5
- #define RCC\_AHB2LPENR\_RNGLPEN 6
- #define RCC\_AHB2LPENR\_OTGFSLPEN 7
- #define RCC\_AHB3LPENR\_FSMCLPEN 0
- #define RCC\_APB1LPENR\_TIM2LPEN 0
- #define RCC\_APB1LPENR\_TIM3LPEN 1
- #define RCC\_APB1LPENR\_TIM4LPEN 2
- #define RCC\_APB1LPENR\_TIM5LPEN 3
- #define RCC\_APB1LPENR\_TIM6LPEN 4
- #define RCC\_APB1LPENR\_TIM7LPEN 5
- #define RCC\_APB1LPENR\_TIM12LPEN 6
- #define RCC\_APB1LPENR\_TIM13LPEN 7

- #define RCC APB1LPENR TIM14LPEN 8
- #define RCC APB1LPENR WWDGLPEN 11
- #define RCC\_APB1LPENR\_SPI2LPEN 14
- #define RCC APB1LPENR SPI3LPEN 15
- #define RCC APB1LPENR USART2LPEN 17
- #define RCC APB1LPENR USART3LPEN 18
- #define RCC APB1LPENR UART4LPEN 19
- #define RCC APB1LPENR UART5LPEN 20
- #define RCC APB1LPENR I2C1LPEN 21
- #define RCC\_APB1LPENR\_I2C2LPEN 22
- #define RCC APB1LPENR I2C3LPEN 23
- #define RCC APB1LPENR CAN1LPEN 25
- #define RCC\_APB1LPENR\_CAN2LPEN 26
- #define RCC\_APB1LPENR\_PWRLPEN 28
- #define RCC APB1LPENR DACLPEN 29
- #define RCC\_APB1LPENR\_UART7LPEN 30
- #define RCC APB1LPENR UART8LPEN 31
- #define RCC APB2LPENR TIM1LPEN 0
- #define RCC APB2LPENR TIM8LPEN 1
- #define RCC APB2LPENR USART1LPEN 4
- #define RCC APB2LPENR USART6LPEN 5
- #define RCC\_APB2LPENR\_ADCLPEN 8
- #define RCC\_APB2LPENR\_SDIOLPEN 11
- #define RCC APB2LPENR SPI1LPEN 12
- #define RCC APB2LPENR SYSCFGLPEN 14
- #define RCC APB2LPENR TIM9LPEN 16
- #define RCC APB2LPENR TIM10LPEN 17
- #define RCC\_APB2LPENR\_TIM11LPEN 18
- #define RCC\_BDCR\_LSEON 0
- #define RCC\_BDCR\_LSERDY 1
- #define RCC BDCR LSEBYP 2
- #define RCC\_BDCR\_RTCSEL 8
- #define RCC\_BDCR\_RTCEN 15
- #define RCC\_BDCR\_BDRST 16
- #define RCC\_CSR\_LSION 0
- #define RCC CSR LSIRDY 1
- #define RCC CSR RMVF 24
- #define RCC CSR OBLRSTF 25
- #define RCC CSR PINRSTF 26
- #define RCC CSR PORRSTF 27
- #define RCC\_CSR\_SFTRSTF 28
- #define RCC\_CSR\_IWDGRSTF 29
- #define RCC CSR WWDGRSTF 30
- #define RCC CSR LPWRRSTF 31
- #define RCC\_SSCGR\_MODPER 0
- #define RCC\_SSCGR\_INCSTEP 13
- #define RCC SSCGR SPREADSEL 15
- #define RCC\_SSCGR\_SSCGEN 31
- #define RCC\_PLLI2SCFGR\_PLLI2SN 6#define RCC\_PLLI2SCFGR\_PLLI2SR 28
- #define ENABLE 1
- #define DISABLE 0
- #define SET ENABLE
- #define RESET DISABLE
- #define GPIO PIN SET SET
- #define GPIO PIN RESET RESET
- #define FLAG\_SET SET
- #define FLAG\_RESET RESET

## 6.7.1 Detailed Description

Header file containing all the necessary information about the STM32F407xx MCU.

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

This file contains the definitions and macros for the STM32F407xx microcontroller peripherals and memory maps.

Copyright


Copyright (c) 2023

# 6.8 drivers/Inc/stm32f407xx\_gpio\_driver.h File Reference

This file contains the GPIO driver API declarations for the STM32F407xx MCU.

#include "stm32f407xx.h"

Include dependency graph for stm32f407xx\_gpio\_driver.h:



This graph shows which files directly or indirectly include this file:



#### **Classes**

• struct GPIO\_PinConfig\_t

Configuration structure for GPIO pin.

• struct GPIO\_Handle\_t

Handle structure for GPIO pin.

#### **Macros**

- #define GPIO\_PIN\_NO\_0 0
- #define GPIO\_PIN\_NO\_1 1
- #define GPIO PIN NO 22
- #define GPIO\_PIN\_NO\_3 3
- #define GPIO PIN NO 44
- #define GPIO PIN NO 55
- #define GPIO\_PIN\_NO\_6 6
- #define GPIO PIN NO 77
- #define GPIO\_PIN\_NO\_8 8
- #define GPIO PIN NO 9 9
- "domic di 10\_1 m\_10\_0 c
- #define GPIO\_PIN\_NO\_10 10
- #define GPIO\_PIN\_NO\_11 11
- #define GPIO\_PIN\_NO\_12 12
- #define **GPIO\_PIN\_NO\_13** 13
- #define GPIO PIN NO 14 14
- #define **GPIO\_PIN\_NO\_15** 15
- #define GPIO\_MODE\_IN 0
- #define GPIO MODE OUT 1
- #define GPIO MODE ALTFN 2
- #define GPIO MODE ANALOG 3
- #define GPIO MODE IT FT 4
- #define GPIO\_MODE\_IT\_RT 5
- #define GPIO\_MODE\_IT\_RFT 6
- #define GPIO SPEED LOW 0
- #define GPIO\_SPEED\_MEDIUM 1
- #define GPIO\_SPEED\_FAST 2
- #define GPIO\_SPEED\_HIGH 3
- #define GPIO NO PUPD 0
- #define GPIO\_PIN\_PU 1
- #define GPIO PIN PD 2
- #define GPIO OP TYPE PP 0
- #define GPIO\_OP\_TYPE\_OD 1

#### **Functions**

• void GPIO\_PeripheralClockControl (GPIO\_RegDef\_t \*pGPIOx, uint8\_t EnorDi)

Enables or disables the peripheral clock for the GPIO port.

• void GPIO\_Init (GPIO\_Handle\_t \*pGPIOHandle)

Initializes the GPIO port pin according to the configuration.

void GPIO\_DeInit (GPIO\_RegDef\_t \*pGPIOx)

Deinitializes the GPIO port.

• uint8\_t GPIO\_ReadFromInputPin (GPIO\_RegDef\_t \*pGPIOx, uint8\_t PinNumber)

Reads a value from a specific GPIO pin.

• uint16\_t GPIO\_ReadFromInputPort (GPIO\_RegDef\_t \*pGPIOx)

Reads a value from the entire GPIO port.

void GPIO\_WriteToOutputPin (GPIO\_RegDef\_t \*pGPIOx, uint16\_t PinNumber, uint8\_t value)

Writes a value to a specific GPIO pin.

void GPIO\_WriteToOutputPort (GPIO\_RegDef\_t \*pGPIOx, uint16\_t value)

Writes a value to the entire GPIO port.

void GPIO\_ToggleOutputPin (GPIO\_RegDef\_t \*pGPIOx, uint16\_t PinNumber)

Toggles the output value of a specific GPIO pin.

• void GPIO\_IRQInterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configures the IRQ for a specific GPIO pin.

• void GPIO\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQpriority)

Configures the priority for a specific IRQ.

void GPIO\_IRQHandling (uint16\_t PinNumber)

Handles the IRQ for a specific GPIO pin.

# 6.8.1 Detailed Description

This file contains the GPIO driver API declarations for the STM32F407xx MCU.

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-08-10

Copyright


Copyright (c) 2023

# 6.9 drivers/Inc/stm32f407xx\_i2c\_driver.h File Reference

This file contains definitions and functions prototypes for the STM32F407xx I2C driver.

```
#include "stm32f407xx.h"
```

Include dependency graph for stm32f407xx\_i2c\_driver.h:



This graph shows which files directly or indirectly include this file:



#### **Classes**

• struct I2C\_Config\_t

Configuration structure for I2C peripheral.

• struct I2C\_Handle\_t

Handle structure for I2C peripheral.

#### **Macros**

- #define I2C READY 0
- #define I2C BUSY IN RX 1
- #define I2C BUSY IN TX 2
- #define I2C\_SC\_SPEED\_SM 100000
- #define I2C SC SPEED FM4K 400000
- #define I2C\_SC\_SPEED\_FM2K 200000
- #define I2C\_ACK\_ENABLE 1
- #define I2C ACK DISABLE 0
- #define I2C FM DUTY 20
- #define I2C\_FM\_DUTY\_16\_9 1
- #define I2C\_FLAG\_SB (1 << I2C\_SR1\_SB)</li>
- #define I2C\_FLAG\_ADDR (1 << I2C\_SR1\_ADDR)
- #define I2C FLAG BTF (1 << I2C SR1 BTF)</li>
- #define I2C\_FLAG\_ADD10 (1 << I2C\_SR1\_ADD10)</li>
- #define I2C\_FLAG\_STOPF (1 << I2C\_SR1\_STOPF)</li>
- #define I2C FLAG RxNE (1 << I2C SR1 RxNE)</li>
- #define I2C\_FLAG\_TxE (1 << I2C\_SR1\_TxE)</li>
- #define I2C\_FLAG\_BERR (1 << I2C\_SR1\_BERR)</li>
- #define I2C\_FLAG\_ARLO (1 << I2C\_SR1\_ARLO)</li>
- #define I2C\_FLAG\_AF (1 << I2C\_SR1\_AF)</li>
- #define I2C FLAG OVR (1 << I2C SR1 OVR)</li>
- #define I2C\_FLAG\_PECERR (1 << I2C\_SR1\_PECERR)</li>
- #define I2C\_FLAG\_TIMEOUT (1 << I2C\_SR1\_TIMEOUT)</li>
- #define I2C FLAG SMBALERT (1 << I2C SR1 SMBALERT)</li>
- #define I2C\_ENABLE\_SR SET
- #define I2C\_DISABLE\_SR RESET
- #define I2C\_EV\_TX\_CMPLT 0
- #define I2C\_EV\_RX\_CMPLT 1
- #define I2C\_EV\_STOP 2
- #define I2C ERROR BERR 3
- #define I2C\_ERROR\_ARLO 4
- #define I2C\_ERROR\_AF 5
- #define I2C\_ERROR\_OVR 6
- #define I2C ERROR TIMEOUT 7
- #define I2C EV DATA REQ 8
- #define I2C EV DATA RCV 9

#### **Functions**

void I2C\_PeriClockControl (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Controls the peripheral clock of the I2C peripheral.

void I2C\_Init (I2C\_Handle\_t \*pI2CHandle)

Initializes the I2C peripheral.

void I2C\_DeInit (I2C\_RegDef\_t \*pI2Cx)

Deinitializes the I2C peripheral.

void I2C\_MasterSendData (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pTxBuffer, uint32\_t Len, uint8\_t SlaveAddr, uint8 t SR)

Sends data in master mode over the I2C bus.

void I2C\_MasterReceiveData (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pRxBuffer, uint8\_t Len, uint8\_t Slave
 — Addr, uint8 t SR)

Receives data in master mode over the I2C bus.

void I2C\_SlaveSendData (I2C\_RegDef\_t \*pI2Cx, uint8\_t data)

Sends a single byte of data in slave mode over the I2C bus.

uint8\_t I2C\_SlaveReceiveData (I2C\_RegDef\_t \*pI2Cx)

Receives a single byte of data in slave mode over the I2C bus.

 uint8\_t l2C\_MasterSendDataIT (l2C\_Handle\_t \*pl2CHandle, uint8\_t \*pTxBuffer, uint32\_t Len, uint8\_← t SlaveAddr, uint8\_t SR)

Sends data in master mode over the I2C bus with interrupt support.

uint8\_t l2C\_MasterReceiveDatalT (l2C\_Handle\_t \*pl2CHandle, uint8\_t \*pRxBuffer, uint8\_t Len, uint8\_←
t SlaveAddr, uint8 t SR)

Receives data in master mode over the I2C bus with interrupt support.

void I2C CloseSendData (I2C Handle t \*pI2CHandle)

Closes the transmission process.

void I2C\_CloseReceiveData (I2C\_Handle\_t \*pI2CHandle)

Closes the reception process.

void I2C IRQInterruptConfig (uint8 t IRQNumber, uint8 t EnorDi)

Configures IRQ interrupt for the I2C peripheral.

void I2C\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Configures IRQ priority for the I2C peripheral.

void I2C EV IRQHandling (I2C Handle t\*pl2CHandle)

Handles I2C event interrupt.

• void I2C\_ER\_IRQHandling (I2C\_Handle\_t \*pI2CHandle)

Handles I2C error interrupt.

void I2C\_PeripheralControl (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Controls peripheral operation in master mode.

uint8\_t l2C\_GetFlagStatus (l2C\_RegDef\_t \*pl2Cx, uint32\_t FlagName)

Retrieves the flag status of the specified I2C flag.

void I2C\_ManageAcking (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Manages ACKing during I2C communication.

void I2C\_GenerateStopCondition (I2C\_RegDef\_t \*pI2Cx)

Generates a stop condition on the I2C bus.

void I2C\_SlaveEnableDisableCallbackEvents (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Enables or disables callback events for the I2C slave.

• void I2C\_ApplicationEventCallback (I2C\_Handle\_t \*pI2CHandle, uint8\_t AppEv)

# 6.9.1 Detailed Description

This file contains definitions and functions prototypes for the STM32F407xx I2C driver.

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07


Copyright

Copyright (c) 2023

# 6.10 drivers/Inc/stm32f407xx\_rcc\_driver.h File Reference

This file contains definitions and functions prototypes for the STM32F407xx SPI driver.

#include "stm32f407xx.h"
Include dependency graph for stm32f407xx\_rcc\_driver.h:



This graph shows which files directly or indirectly include this file:



### **Macros**

- #define RCC\_PLLCFGR\_PLLSRC\_HSE ((uint32\_t)0x00400000)
- #define HSI\_VALUE 16000000U
- #define HSE\_VALUE 8000000U

# **Functions**

```
    uint32_t RCC_GetPCLK1Value (void)
        Get the frequency of the PCLK1 (Peripheral Clock 1).
    uint32_t RCC_GetPCLK2Value (void)
        Get the frequency of the PCLK2 (Peripheral Clock 2).
    uint32_t RCC_GetPLLOutputClock (void)
        Get the frequency of the PLL (Phase-Locked Loop) output clock.
```

# 6.10.1 Detailed Description

This file contains definitions and functions prototypes for the STM32F407xx SPI driver.

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

Copyright

Copyright (c) 2023

## 6.10.2 Function Documentation

# 6.10.2.1 RCC\_GetPCLK1Value()

Get the frequency of the PCLK1 (Peripheral Clock 1).

This function calculates and returns the frequency of the PCLK1, which is the peripheral clock for APB1 peripherals.

Returns

The PCLK1 frequency in Hertz.

### 6.10.2.2 RCC\_GetPCLK2Value()

Get the frequency of the PCLK2 (Peripheral Clock 2).

This function calculates and returns the frequency of the PCLK2, which is the peripheral clock for APB2 peripherals.

Returns

The PCLK2 frequency in Hertz.

### 6.10.2.3 RCC\_GetPLLOutputClock()

Get the frequency of the PLL (Phase-Locked Loop) output clock.

This function calculates and returns the frequency of the PLL output clock.


Returns

The PLL output clock frequency in Hertz.

# 6.11 drivers/Inc/stm32f407xx\_spi\_driver.h File Reference

This file contains definitions and functions prototypes for the STM32F407xx SPI driver.

```
#include "stm32f407xx.h"
Include dependency graph for stm32f407xx_spi_driver.h:
```



This graph shows which files directly or indirectly include this file:



#### **Classes**

```
· struct SPI_Config_t
```

Configuration structure for SPI peripheral.

struct SPI\_Handle\_t

Handle structure for SPI peripheral.

#### **Macros**

- #define SPI\_DEVICE\_MODE\_MASTER 1
- #define SPI DEVICE MODE SLAVE 0
- #define SPI BUS CONFIG FULL DUPLEX 1
- #define SPI BUS CONFIG HALF DUPLEX 2
- #define SPI BUS CONFIG SIMPLEX RX ONLY 3
- #define SPI\_SCLK\_SPEED\_DIV2 0
- #define SPI SCLK SPEED DIV4 1
- #define SPI\_SCLK\_SPEED\_DIV8 2
- #define SPI\_SCLK\_SPEED\_DIV16 3
- #define SPI SCLK SPEED DIV32 4
- #define SPI\_SCLK\_SPEED\_DIV64 5
- #define SPI\_SCLK\_SPEED\_DIV128 6
- #define SPI SCLK SPEED DIV256 7
- #define SPI DFF 8BITS 0
- #define SPI DFF 16BITS 1
- #define SPI CPOL HIGH 1
- #define SPI\_CPOL\_LOW 0
- #define SPI\_CPHA\_HIGH 1
- #define SPI CPHA LOW 0
- #define SPI SSM EN 1
- #define SPI SSM DI 0
- #define SPI\_RXNE\_FLAG (1 << SPI\_SR\_RXNE)</li>
- #define SPI\_TXE\_FLAG (1 << SPI\_SR\_TXE)</li>
- #define SPI\_CHSIDE\_FLAG (1 << SPI\_SR\_CHSIDE)</li>
- #define SPI\_UDR\_FLAG (1 << SPI\_SR\_UDR)</li>
- #define SPI\_CRCERR\_FLAG (1 << SPI\_SR\_CRCERR)</li>
- #define SPI\_MODF\_FLAG (1 << SPI\_SR\_MODF)</li>
- #define SPI\_OVR\_FLAG (1 << SPI\_SR\_OVR)</li>
- #define SPI\_BUSY\_FLAG (1 << SPI\_SR\_BSY)</li>
- #define SPI\_FRE\_FLAG (1 << SPI\_SR\_FRE)
- #define SPI\_READY 0
- #define SPI BUSY IN RX 1
- #define SPI BUSY IN TX 2
- #define SPI\_EVENT\_TX\_CMPLT 1
- #define SPI\_EVENT\_RX\_CMPLT 2
- #define SPI EVENT OVR ERR 3
- #define SPI\_EVENT\_CRC\_ERR 4
- #define CMD\_LED\_CTRL 0x50
- #define CMD\_SENSOR\_READ 0x51
- #define CMD\_LED\_READ 0x52
- #define CMD PRINT 0x53
- #define CMD ID READ 0x54
- #define LED ON 1
- #define LED OFF 0

- #define LED PIN 9
- #define ANALOG PIN0 0
- #define ANALOG PIN1 1
- #define ANALOG PIN2 2
- #define ANALOG PIN3 3
- #define ANALOG PIN4 4

#### **Functions**

void SPI PeripheralClockControl (SPI RegDef t \*pSPIx, uint8 t EnorDi)

Enables or disables the peripheral clock for the SPI port.

void SPI PeripheralControl (SPI RegDef t \*pSPIx, uint8 t EnorDi)

Enables or disables the SPI peripheral.

void SPI\_Init (SPI\_Handle\_t \*pSPIHandle)

Initializes the SPI port pin according to the configuration.

• void SPI\_DeInit (SPI\_RegDef\_t \*pSPIx)

Deinitializes the SPI port.

uint8\_t SPI\_GetFlagStatus (SPI\_RegDef\_t \*pSPIx, uint8\_t FlagName)

Get the status of a specific SPI flag.

void SPI\_SendData (SPI\_RegDef\_t \*pSPIx, uint8\_t \*pTxBuffer, uint32\_t Len)

Sends data over SPI.

void SPI\_ReceiveData (SPI\_RegDef\_t \*pSPIx, uint8\_t \*pRxBuffer, uint32\_t Len)

Receives data over SPI.

uint8\_t SPI\_SendDataIT (SPI\_Handle\_t \*pSPIHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

Sends data over SPI using interrupt-driven communication.

• uint8\_t SPI\_ReceiveDataIT (SPI\_Handle\_t \*pSPIHandle, uint8\_t \*pRxBuffer, uint32\_t Len)

Receives data over SPI using interrupt-driven communication.

void SPI IRQinterruptConfig (uint8 t IRQNumber, uint8 t EnorDi)

Configures the IRQ for a specific SPI pin.

void SPI\_IRQperiorityConfig (uint8\_t IRQNumber, uint32\_t IRQpriority)

Configures the priority for a specific IRQ.

void SPI\_IRQHandling (SPI\_Handle\_t \*pSPIHandle)

Handles the IRQ for a specific SPI pin.

void SPI SSIConfig (SPI RegDef t\*pSPIx, uint8 t EnorDi)

Enables or disables the Software Slave Management (SSI) configuration for the SPI peripheral.

void SPI\_SSOEConfig (SPI\_RegDef\_t \*pSPIx, uint8\_t EnorDi)

Enables or disables the SPI Slave Select Output Enable (SSOE) configuration for the SPI peripheral.

void SPI ClearOVRFlag (SPI RegDef t\*pSPIx)

Clears the overrun error (OVR) flag in the SPI peripheral.

void SPI\_CloseTransmission (SPI\_Handle\_t \*pSPIHandle)

Closes the transmission operation on the SPI peripheral.

void SPI\_CloseReception (SPI\_Handle\_t \*pSPIHandle)

Closes the reception operation on the SPI peripheral.

• void SPI\_ApplicationEventCallback (SPI\_Handle\_t \*pSPIHandle, uint8\_t AppEv)

SPI Application Event Callback.

# 6.11.1 Detailed Description

This file contains definitions and functions prototypes for the STM32F407xx SPI driver.

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

Copyright


Copyright (c) 2023

# 6.12 drivers/Inc/stm32f407xx\_usart\_driver.h File Reference

This file contains definitions and functions prototypes for the STM32F407xx USART driver.

#include "stm32f407xx.h"

Include dependency graph for stm32f407xx\_usart\_driver.h:



This graph shows which files directly or indirectly include this file:



## Classes

• struct USART\_Config\_t

Configuration structure for USART (Universal Synchronous Asynchronous Receiver Transmitter) peripheral.

• struct USART\_Handle\_t

Handle structure for USART peripheral.

#### **Macros**

- #define USART\_MODE\_ONLY\_TX 0
- #define USART MODE ONLY RX 1
- #define USART MODE TXRX 2
- #define USART STD BAUD 1200 (uint8 t)1200
- #define USART STD BAUD 2400 (uint8 t)2400
- #define **USART\_STD\_BAUD\_9600** (uint8\_t)9600
- #define USART\_STD\_BAUD\_19200 (uint8\_t)19200
- #define USART STD BAUD 38400 (uint8 t)38400
- #define USART STD BAUD 57600 (uint8 t)57600
- #define USART STD BAUD 115200 (uint8 t)115200
- #define USART STD BAUD 230400 (uint8 t)230400
- #define USART STD BAUD 460800 (uint8 t)460800
- #define USART\_STD\_BAUD\_921600 (uint8\_t)921600
- #define USART STD BAUD 2M (uint8 t)2000000
- #define USART STD BAUD 3M (uint8 t)3000000
- #define USART\_PARITY\_EN\_ODD 2
- #define USART PARITY EN EVEN 1
- #define USART PARITY DISABLE 0
- #define USART WORDLEN 8BITS 0
- #define USART WORDLEN 9BITS 1
- #define USART STOPBITS 10
- #define USART\_STOPBITS\_0\_5 1
- #define USART STOPBITS 22
- #define USART STOPBITS 1 53
- #define USART HW FLOW CTRL NONE 0
- #define USART\_HW\_FLOW\_CTRL\_CTS 1
- #define USART\_HW\_FLOW\_CTRL\_RTS 2
- #define USART HW FLOW CTRL CTS RTS 3
- #define USART\_FLAG\_PE (1 << USART\_SR\_PE)
- #define USART\_FLAG\_FE (1 << USART\_SR\_FE)
- #define USART FLAG NE (1 << USART SR NE)</li>
- #define USART\_FLAG\_ORE (1 << USART\_SR\_ORE)</li>
- #define USART\_FLAG\_IDLE (1 << USART\_SR\_IDLE)</li>
- #define USART\_FLAG\_RXNE (1 << USART\_SR\_RXNE)
- #define USART FLAG TC (1 << USART SR TC)
- #define USART FLAG TXE (1 << USART SR TXE)</li>
- #define USART READY 0
- #define USART\_BUSY\_IN\_RX 1
- #define USART\_BUSY\_IN\_TX 2
- #define USART\_EVENT\_TX\_CMPLT 0
- #define USART EVENT RX CMPLT 1
- #define USART\_EVENT\_IDLE 2
- #define USART EVENT CTS 3
- #define USART\_EVENT\_PE 4
- #define USART\_ERR\_FE 5
- #define USART ERR NE 6
- #define USART ERR ORE 7

#### **Functions**

```
    void USART_PeripheralClockControl (USART_RegDef_t *pUSARTx, uint8_t EnorDi)
```

Enable or disable the peripheral clock for the given USARTx.

void USART SetBaudRate (USART RegDef t \*pUSARTx, uint32 t BaudRate)

Set the baud rate for a USART peripheral.

void USART\_Init (USART\_Handle\_t \*pUSARTHandle)

Initialize the USART peripheral.

void USART DeInit (USART RegDef t \*pUSARTx)

Deinitialize the USART peripheral.

• void USART\_SendData (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

Send data over USART.

void USART\_ReceiveData (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pRxBuffer, uint32\_t Len)

Receive data from USART.

• uint8\_t USART\_SendDataIT (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

Send data over USART using interrupt-driven communication.

uint8\_t USART\_ReceiveDataIT (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pRxBuffer, uint32\_t Len)

Receive data from USART using interrupt-driven communication.

void USART\_PeripheralControl (USART\_RegDef\_t \*pUSARTx, uint8\_t EnorDi)

Control the USART peripheral (ENABLE/DISABLE).

uint8\_t USART\_GetFlagStatus (USART\_RegDef\_t \*pUSARTx, uint8\_t FlagName)

Get the status of a specific USART flag.

void USART\_ClearFlag (USART\_RegDef\_t \*pUSARTx, uint16\_t FlagName)

Clear a specific USART flag.

void USART CloseTransmission (USART Handle t\*pUSARTHandle)

Close USART transmission.

void USART\_CloseReception (USART\_Handle\_t \*pUSARTHandle)

Close USART reception.

void USART\_IRQInterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configure IRQ number and enable/disable IRQ.

void USART\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Set the priority of an IRQ.

void USART\_IRQHandling (USART\_Handle\_t \*pUSARTHandle)

Handle USART interrupts.

void USART\_ApplicationEventCallback (USART\_Handle\_t \*pUSARTHandle, uint8\_t AppEv)

Application callback function for USART events.

void USART\_ClearEventErrFlag (USART\_RegDef\_t \*pUSARTx)

Clears the error flags in the USART status register.

### 6.12.1 Detailed Description

This file contains definitions and functions prototypes for the STM32F407xx USART driver.

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07


Copyright

Copyright (c) 2023

# 6.13 drivers/Src/stm32f407xx\_gpio\_driver.c File Reference

This file contains the GPIO driver implementation.

#include "../drivers/Inc/stm32f407xx\_gpio\_driver.h"
Include dependency graph for stm32f407xx\_gpio\_driver.c:



#### **Functions**

• void GPIO\_PeripheralClockControl (GPIO\_RegDef\_t \*pGPIOx, uint8\_t EnorDi)

This function enables or disables the peripheral clock for a given GPIO port.

• void GPIO\_Init (GPIO\_Handle\_t \*pGPIOHandle)

Initialize the GPIO port.

void GPIO DeInit (GPIO RegDef t \*pGPIOx)

Deinitialize the GPIO port.

uint8 t GPIO ReadFromInputPin (GPIO RegDef t \*pGPIOx, uint8 t PinNumber)

Read from a specific GPIO pin.

uint16\_t GPIO\_ReadFromInputPort (GPIO\_RegDef\_t \*pGPIOx)

Read from all pins of a GPIO port.

void GPIO\_WriteToOutputPin (GPIO\_RegDef\_t \*pGPIOx, uint16\_t PinNumber, uint8\_t value)

Write to a specific GPIO pin.

void GPIO\_WriteToOutputPort (GPIO\_RegDef\_t \*pGPIOx, uint16\_t value)

Write to all pins of a GPIO port.

• void GPIO\_ToggleOutputPin (GPIO\_RegDef\_t \*pGPIOx, uint16\_t PinNumber)

Toggle a specific GPIO pin.

void GPIO IRQInterruptConfig (uint8 t IRQNumber, uint8 t EnorDi)

Configure the interrupt for a specific GPIO pin.

void GPIO\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Configure the priority of a specific IRQ.

void GPIO\_IRQHandling (uint16\_t PinNumber)

Handle the interrupt for a specific GPIO pin.

# 6.13.1 Detailed Description

This file contains the GPIO driver implementation.

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07


Copyright

Copyright (c) 2023

# 6.14 drivers/Src/stm32f407xx\_i2c\_driver.c File Reference

This file contains the implementation of the I2C driver APIs.

#include "../drivers/Inc/stm32f407xx\_i2c\_driver.h"
Include dependency graph for stm32f407xx\_i2c\_driver.c:



#### **Functions**

void I2C\_GenerateStopCondition (I2C\_RegDef\_t \*pI2Cx)

Generates the stop condition on the I2C bus.

void I2C\_PeriClockControl (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Enables or disables the peripheral clock for the given I2C peripheral.

void I2C\_Init (I2C\_Handle\_t \*pI2CHandle)

Initializes the I2C peripheral with the provided configuration settings.

void I2C DeInit (I2C RegDef t \*pI2Cx)

Deinitializes the I2C peripheral.

void I2C\_MasterSendData (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pTxBuffer, uint32\_t Len, uint8\_t SlaveAddr, uint8 t SR)

Sends data over I2C as a master to the specified slave device.

void I2C\_MasterReceiveData (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pRxBuffer, uint8\_t Len, uint8\_t Slave ← Addr, uint8\_t SR)

Receives data over I2C as a master from the specified slave device.

void I2C\_IRQInterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configures the interrupt for the specified IRQ number.

void I2C\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Configures the priority for the specified IRQ number.

 uint8\_t l2C\_MasterSendDataIT (l2C\_Handle\_t \*pI2CHandle, uint8\_t \*pTxBuffer, uint32\_t Len, uint8\_← t SlaveAddr, uint8 t Sr)

Sends data over I2C as a master using interrupt-driven communication.

uint8\_t I2C\_MasterReceiveDataIT (I2C\_Handle\_t \*pI2CHandle, uint8\_t \*pRxBuffer, uint8\_t Len, uint8\_← t SlaveAddr, uint8 t Sr)

Sends data over I2C as a master using interrupt-driven communication.

void I2C\_EV\_IRQHandling (I2C\_Handle\_t \*pI2CHandle)

Handles I2C event interrupts and calls appropriate event callback functions.

void I2C CloseSendData (I2C Handle t \*pI2CHandle)

Closes the I2C data transmission, disables relevant interrupts, and resets handle members.

void I2C\_CloseReceiveData (I2C\_Handle\_t \*pI2CHandle)

Closes the I2C data reception in slave mode, disables relevant interrupts, and resets handle members.

void I2C SlaveSendData (I2C RegDef t \*pI2Cx, uint8 t data)

Sends data in slave mode.

• uint8\_t I2C\_SlaveReceiveData (I2C\_RegDef\_t \*pI2Cx)

Receives data in slave mode.

void I2C\_ER\_IRQHandling (I2C\_Handle\_t \*pI2CHandle)

Handles I2C error interrupts and calls appropriate error callback functions.

void I2C\_PeripheralControl (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Enables or disables the I2C peripheral.

uint8\_t I2C\_GetFlagStatus (I2C\_RegDef\_t \*pI2Cx, uint32\_t FlagName)

Gets the status of a specific flag in the I2C status register.

void I2C ManageAcking (I2C RegDef t\*pI2Cx, uint8 t EnorDi)

Manages acknowledgment control in I2C communication.

void I2C\_SlaveEnableDisableCallbackEvents (I2C\_RegDef\_t \*pI2Cx, uint8\_t EnorDi)

Enables or disables callback events for the I2C slave.

• \_\_weak void I2C\_ApplicationEventCallback (I2C\_Handle\_t \*pI2CHandle, uint8\_t AppEv)

Application callback function for I2C events.

# 6.14.1 Detailed Description

This file contains the implementation of the I2C driver APIs.

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07


Copyright

Copyright (c) 2023

# 6.15 drivers/Src/stm32f407xx\_rcc\_driver.c File Reference

This file contains the RCC (Reset and Clock Control) driver implementation for STM32F407xx microcontrollers.

#include "../drivers/Inc/stm32f407xx\_rcc\_driver.h"
Include dependency graph for stm32f407xx\_rcc\_driver.c:



## **Functions**

• uint32 t RCC GetPCLK1Value (void)

Get the frequency of the PCLK1 (Peripheral Clock 1).

uint32\_t RCC\_GetPCLK2Value (void)

Get the frequency of the PCLK2 (Peripheral Clock 2).

uint32\_t RCC\_GetPLLOutputClock (void)

Get the frequency of the PLL (Phase-Locked Loop) output clock.

# **Variables**

```
• uint16_t AHB_PreScaler [8] = {2, 4, 8, 16, 64, 128, 256, 512}
```

```
• uint8_t APB1_PreScaler [4] = {2, 4, 8, 16}
```

# 6.15.1 Detailed Description

This file contains the RCC (Reset and Clock Control) driver implementation for STM32F407xx microcontrollers.

**Author** 

Mohamed Ali Haoufa

This driver provides functions for configuring and controlling the system clock and peripheral clocks.

Version

0.1

Date

2023-10-07

Copyright

Copyright (c) 2023

## 6.15.2 Function Documentation

# 6.15.2.1 RCC\_GetPCLK1Value()

Get the frequency of the PCLK1 (Peripheral Clock 1).

This function calculates and returns the frequency of the PCLK1, which is the peripheral clock for APB1 peripherals.

Returns

The PCLK1 frequency in Hertz.

### 6.15.2.2 RCC\_GetPCLK2Value()

Get the frequency of the PCLK2 (Peripheral Clock 2).

This function calculates and returns the frequency of the PCLK2, which is the peripheral clock for APB2 peripherals.

#### Returns

The PCLK2 frequency in Hertz.

### 6.15.2.3 RCC\_GetPLLOutputClock()

Get the frequency of the PLL (Phase-Locked Loop) output clock.

This function calculates and returns the frequency of the PLL output clock.


#### Returns

The PLL output clock frequency in Hertz.

# 6.16 drivers/Src/stm32f407xx\_spi\_driver.c File Reference

This file contains the implementation of the SPI driver APIs.

```
#include "../drivers/Inc/stm32f407xx_spi_driver.h"
Include dependency graph for stm32f407xx_spi_driver.c:
```



#### **Functions**

void SPI PeripheralClockControl (SPI RegDef t \*pSPIx, uint8 t EnorDi)

Enables or disables the peripheral clock for the SPI port.

void SPI PeripheralControl (SPI RegDef t \*pSPIx, uint8 t EnorDi)

Enables or disables the SPI peripheral.

void SPI\_Init (SPI\_Handle\_t \*pSPIHandle)

Initializes the SPI port pin according to the configuration.

void SPI Delnit (SPI RegDef t \*pSPIx)

Deinitializes the SPI port.

uint8\_t SPI\_GetFlagStatus (SPI\_RegDef\_t \*pSPIx, uint8\_t FlagName)

Get the status of a specific SPI flag.

void SPI SendData (SPI RegDef t\*pSPIx, uint8 t\*pTxBuffer, uint32 t Len)

Sends data over SPI. it's a blocking call.

void SPI ReceiveData (SPI RegDef t \*pSPIx, uint8 t \*pRxBuffer, uint32 t Len)

Receives data over SPI.

void SPI\_SSIConfig (SPI\_RegDef\_t \*pSPIx, uint8\_t EnorDi)

Enables or disables the Software Slave Management (SSI) configuration for the SPI peripheral.

void SPI\_SSOEConfig (SPI\_RegDef\_t \*pSPIx, uint8\_t EnorDi)

Enables or disables the SPI Slave Select Output Enable (SSOE) configuration for the SPI peripheral.

void SPI\_IRQinterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configures the IRQ for a specific SPI pin.

void SPI IRQperiorityConfig (uint8 t IRQNumber, uint32 t IRQpriority)

Configures the priority for a specific IRQ.

void SPI IRQHandling (SPI Handle t \*pSPIHandle)

Handles the IRQ for a specific SPI pin.

• uint8\_t SPI\_SendDataIT (SPI\_Handle\_t \*pSPIHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

Sends data over SPI using interrupt-driven communication.

uint8\_t SPI\_ReceiveDataIT (SPI\_Handle\_t \*pSPIHandle, uint8\_t \*pRxBuffer, uint32\_t Len)

Receives data over SPI using interrupt-driven communication.

void SPI\_ClearOVRFlag (SPI\_RegDef\_t \*pSPIx)

Clears the overrun error (OVR) flag in the SPI peripheral.

• void SPI\_CloseTransmission (SPI\_Handle\_t \*pSPIHandle)

Closes the transmission operation on the SPI peripheral.

void SPI\_CloseReception (SPI\_Handle\_t \*pSPIHandle)

Closes the reception operation on the SPI peripheral.

weak void SPI ApplicationEventCallback (SPI Handle t \*pSPIHandle, uint8 t AppEv)

SPI Application Event Callback.

### 6.16.1 Detailed Description

This file contains the implementation of the SPI driver APIs.

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07


Copyright

Copyright (c) 2023

# 6.17 drivers/Src/stm32f407xx usart driver.c File Reference

This file contains the implementation of the USART driver APIs.

#include "../drivers/Inc/stm32f407xx\_usart\_driver.h"
Include dependency graph for stm32f407xx\_usart\_driver.c:



#### **Functions**

- $\bullet \ \ void \ USART\_PeripheralClockControl \ (USART\_RegDef\_t \ *pUSARTx, \ uint8\_t \ EnorDi)\\$ 
  - Enable or disable the peripheral clock for the given USARTx.
- void USART\_PeripheralControl (USART\_RegDef\_t \*pUSARTx, uint8\_t EnorDi)
  - Control the USART peripheral (ENABLE/DISABLE).
- void USART SetBaudRate (USART RegDef t \*pUSARTx, uint32 t BaudRate)
  - Set the baud rate for a USART peripheral.
- void USART\_Init (USART\_Handle\_t \*pUSARTHandle)
  - Initialize the USART peripheral.
- void USART\_DeInit (USART\_RegDef\_t \*pUSARTx)
  - Deinitialize the USART peripheral.
- void USART\_SendData (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pTxBuffer, uint32\_t Len)
   Send data over USART.
- void USART\_ReceiveData (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pRxBuffer, uint32\_t Len)
   Receive data from USART.
- uint8\_t USART\_SendDataIT (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pTxBuffer, uint32\_t Len)

  Send data over USART using interrupt-driven communication.
- uint8\_t USART\_ReceiveDataIT (USART\_Handle\_t \*pUSARTHandle, uint8\_t \*pRxBuffer, uint32\_t Len)
   Receive data from USART using interrupt-driven communication.

• uint8\_t USART\_GetFlagStatus (USART\_RegDef\_t \*pUSARTx, uint8\_t FlagName)

Get the status of a specific USART flag.

• void USART\_ClearFlag (USART\_RegDef\_t \*pUSARTx, uint16\_t FlagName)

Clear a specific USART flag.

• void USART\_IRQInterruptConfig (uint8\_t IRQNumber, uint8\_t EnorDi)

Configure IRQ number and enable/disable IRQ.

• void USART\_IRQPriorityConfig (uint8\_t IRQNumber, uint32\_t IRQPriority)

Set the priority of an IRQ.

void USART\_IRQHandling (USART\_Handle\_t \*pUSARTHandle)

Handle USART interrupts.

weak void USART ApplicationEventCallback (USART Handle t \*pUSARTHandle, uint8 t AppEv)

Application callback function for USART events.

void USART\_ClearEventErrFlag (USART\_RegDef\_t \*pUSARTx)

Clears the event/error flags in the USART status register.

void USART\_CloseTransmission (USART\_Handle\_t \*pUSARTHandle)

Close USART transmission.

• void USART\_CloseReception (USART\_Handle\_t \*pUSARTHandle)

Close USART reception.

### 6.17.1 Detailed Description

This file contains the implementation of the USART driver APIs.

Author

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.18 Src/001led Toggle.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 001led\_Toggle.c:



# **Functions**

• int main (void)

# 6.18.1 Detailed Description

Author

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

Copyright

Copyright (c) 2023


# 6.18.2 Function Documentation

# 6.18.2.1 main()

int

# 6.19 Src/003led\_Button\_ext.c File Reference

```
#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 003led_Button_ext.c:
```



### **Macros**

- #define HIGH 0x1
- #define **BTN\_PRESSED** HIGH

# **Functions**

- void delay (void)
- int main (void)

### **Variables**

• uint8\_t volatile **g\_button\_pressed** = 0

# 6.19.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.20 Src/004gpio\_freq.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 004gpio\_freq.c:



#### **Macros**

- #define HIGH 1
- #define LOW 0
- #define BTN\_PRESSED LOW

# **Functions**

• int main (void)

# 6.20.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.21 Src/005Button\_interrupt.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
#include <string.h>
Include dependency graph for 005Button\_interrupt.c:



# **Macros**

- · #define HIGH 1
- #define LOW 0
- #define Btn\_pressed LOW

# **Functions**

- void EXTI0\_IRQHandler (void)
- int main (void)

## **Variables**

- uint8\_t volatile **g\_button\_pressed** = 0
- uint32\_t g\_button\_pressed\_count = 0

# 6.21.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.22 Src/005Button\_interrupt\_ext.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
#include <string.h>
Include dependency graph for 005Button\_interrupt\_ext.c:



### **Macros**

- #define HIGH 1
- #define LOW 0
- #define Btn\_pressed LOW

### **Functions**

- void EXTI9\_5\_IRQHandler (void)
- int main (void)

# 6.22.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.23 Src/006spi\_tx\_tesing.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 006spi\_tx\_tesing.c:



#### **Functions**

- void SPI2\_GPIOInits (void)
- void SPI2\_Inits (void)
- int main (void)

# 6.23.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.24 Src/007spi\_txonly\_arduino.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 007spi\_txonly\_arduino.c:



# **Functions**

- void SPI2\_GPIOInits (void)
- void SPI2\_Inits (void)
- void GPIO\_ButtonInit (void)
- int main (void)

# 6.24.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.25 Src/008spi\_cmd\_handling.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 008spi\_cmd\_handling.c:



#### **Macros**

- #define CMD\_LED\_CTRL 0x50
- #define CMD\_SENSOR\_READ 0x51
- #define CMD\_LED\_READ 0x52
- #define CMD\_PRINT 0x53
- #define CMD\_ID\_READ 0x54
- #define LED\_ON 1
- #define LED\_OFF 0
- #define LED\_PIN 9
- #define ANALOG\_PIN0 0
- #define ANALOG\_PIN1 1
- #define ANALOG\_PIN2 2
- #define ANALOG PIN3 3
- #define ANALOG\_PIN4 4

# **Functions**

- void **SPI2\_GPIOInits** (void)
- void SPI2\_Inits (void)
- void **GPIO\_ButtonInit** (void)
- uint8\_t **SPI\_VerifyResponse** (uint8\_t ackbyte)
- int main (void)

# 6.25.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07

Copyright

Copyright (c) 2023

# 6.25.2 Macro Definition Documentation

## 6.25.2.1 ANALOG\_PIN0

#define ANALOG\_PIN0 0

Represents analog pin 0.

# 6.25.2.2 ANALOG\_PIN1

#define ANALOG\_PIN1 1

Represents analog pin 1.

### 6.25.2.3 ANALOG\_PIN2

#define ANALOG\_PIN2 2

Represents analog pin 2.

# 6.25.2.4 ANALOG\_PIN3

#define ANALOG\_PIN3 3

Represents analog pin 3.

# 6.25.2.5 ANALOG\_PIN4

#define ANALOG\_PIN4 4

Represents analog pin 4.

# 6.25.2.6 CMD\_ID\_READ

#define CMD\_ID\_READ 0x54

CMD to read an ID.

# 6.25.2.7 CMD\_LED\_CTRL

#define CMD\_LED\_CTRL 0x50

CMD to control an LED.

# 6.25.2.8 CMD\_LED\_READ

#define CMD\_LED\_READ 0x52

CMD to read the LED state.

### 6.25.2.9 CMD\_PRINT

#define CMD\_PRINT 0x53

CMD to print data.

# 6.25.2.10 CMD\_SENSOR\_READ

#define CMD\_SENSOR\_READ 0x51

CMD to read a sensor.

# 6.25.2.11 LED\_OFF

#define LED\_OFF 0

Represents the LED OFF state.

### 6.25.2.12 LED\_ON

#define LED\_ON 1

Represents the LED ON state.


# 6.25.2.13 LED\_PIN

#define LED\_PIN 9

connected the LED to the Arduino pin number 9.

# 6.26 Src/009spi\_message\_rcv\_it.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 009spi\_message\_rcv\_it.c:



#### **Macros**

#define MAX\_LEN 500

# **Functions**

- · void delay (void)
- void SPI2\_GPIOInits (void)
- void SPI2 Inits (void)
- void Slave\_GPIO\_InterruptPinInit (void)
- int main (void)
- void SPI2\_IRQHandler (void)
- void SPI\_ApplicationEventCallback (SPI\_Handle\_t \*pSPIHandle, uint8\_t AppEv) SPI Application Event Callback.
- void EXTI9\_5\_IRQHandler (void)

#### **Variables**

- SPI\_Handle\_t SPI2handle
- char RcvBuff [MAX\_LEN]
- volatile char ReadByte
- volatile uint8\_t rcvStop = 0
- volatile uint8\_t dataAvailable = 0

# 6.26.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.27 Src/010i2c\_master\_tx\_testing.c File Reference

```
#include <stdio.h>
#include <string.h>
#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 010i2c_master_tx_testing.c:
```



# **Macros**

- #define MY\_ADDR 0x61
- #define **SLAVE\_ADDR** 0x68

### **Functions**

- void I2C1\_GPIOInits (void)
- void I2C1\_Inits (void)
- void **GPIO\_ButtonInit** (void)
- int main (void)

# 6.27.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.28 Src/011i2c\_master\_rx\_testing.c File Reference

```
#include <stdio.h>
#include <string.h>
#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 011i2c_master_rx_testing.c:
```



# **Macros**

- #define MY\_ADDR 0x61
- #define **SLAVE\_ADDR** 0x68

### **Functions**

- void I2C1\_GPIOInits (void)
- void I2C1\_Inits (void)
- void **GPIO\_ButtonInit** (void)
- int main (void)

# 6.28.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.29 Src/012i2c\_master\_rx\_testingIT.c File Reference

```
#include <stdio.h>
#include <string.h>
#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 012i2c_master_rx_testingIT.c:
```



### **Macros**

- #define MY\_ADDR 0x61
- #define **SLAVE\_ADDR** 0x68

#### **Functions**

- void I2C1\_EV\_IRQHandler (void)
- · void I2C1\_ER\_IRQHandler (void)
- void I2C1\_GPIOInits (void)
- void I2C1\_Inits (void)
- void GPIO\_ButtonInit (void)
- int main (void)
- void I2C\_ApplicationEventCallback (I2C\_Handle\_t \*pI2CHandle, uint8\_t AppEv)

# 6.29.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.30 Src/013i2c\_slave\_tx\_string.c File Reference

```
#include <stdio.h>
#include <string.h>
#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 013i2c_slave_tx_string.c:
```



### **Macros**

- #define SLAVE\_ADDR 0x68
- #define MY\_ADDR SLAVE\_ADDR

#### **Functions**

- void I2C1\_EV\_IRQHandler (void)
- · void I2C1\_ER\_IRQHandler (void)
- void I2C1\_GPIOInits (void)
- void I2C1\_Inits (void)
- void GPIO\_ButtonInit (void)
- int main (void)
- void I2C\_ApplicationEventCallback (I2C\_Handle\_t \*pI2CHandle, uint8\_t AppEv)

# 6.30.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.31 Src/014i2c\_slave\_tx\_string2.c File Reference

```
#include <stdio.h>
#include <string.h>
#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 014i2c_slave_tx_string2.c:
```



### **Macros**

- #define SLAVE\_ADDR 0x68
- #define MY\_ADDR SLAVE\_ADDR

#### **Functions**

- void I2C1\_EV\_IRQHandler (void)
- · void I2C1\_ER\_IRQHandler (void)
- void I2C1\_GPIOInits (void)
- void I2C1\_Inits (void)
- void GPIO\_ButtonInit (void)
- int main (void)
- void I2C\_ApplicationEventCallback (I2C\_Handle\_t \*pI2CHandle, uint8\_t AppEv)

# 6.31.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.32 Src/015uart\_tx.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 015uart\_tx.c:



### **Functions**

- void USART2\_Init (void)
- void **USART2\_GPIOInit** (void)
- void GPIO\_ButtonInit (void)
- · void delay (void)
- int main (void)

### **Variables**

- char **msg** [1024] = "UART Tx testing...\n\r"
- USART\_Handle\_t usart2\_handle

# 6.32.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date


2023-10-07

Copyright

Copyright (c) 2023

# 6.33 Src/016uart\_tx\_it.c File Reference

#include "../drivers/Inc/stm32f407xx.h"
Include dependency graph for 016uart\_tx\_it.c:



#### **Functions**

- void initialise\_monitor\_handles ()
- void USART2\_Init (void)
- void **USART2\_GPIOInit** (void)
- void GPIO\_ButtonInit (void)
- void delay (void)
- int main (void)
- void USART2\_IRQHandler (void)
- void USART\_ApplicationEventCallback (USART\_Handle\_t \*pUSARTHandle, uint8\_t ApEv)

Application callback function for USART events.

## **Variables**

- char \* msg [3] = {"hihihihihihi123", "Hello How are you ?", "Today is Monday !"}
- char rx\_buf [1024]
- USART\_Handle\_t usart2\_handle
- uint8\_t rxCmplt = RESET
- uint8\_t **g\_data** = 0

## 6.33.1 Detailed Description

**Author** 

Mohamed Ali Haoufa

Version

0.1

Date

2023-10-07


Copyright

Copyright (c) 2023

# 6.34 Src/syscalls.c File Reference

STM32CubeIDE Minimal System calls file.

```
#include <sys/stat.h>
#include <stdlib.h>
#include <errno.h>
#include <stdio.h>
#include <signal.h>
#include <time.h>
#include <sys/time.h>
#include <sys/times.h>
Include dependency graph for syscalls.c:
```



### **Macros**

- #define  $\mathbf{DEMCR} * ((volatile\ uint32\_t*)\ 0xE000EDFCU\ )$
- #define ITM\_STIMULUS\_PORT0 \*((volatile uint32\_t\*) 0xE0000000)
- #define ITM\_TRACE\_EN \*((volatile uint32\_t\*) 0xE0000E00 )

294 File Documentation

#### **Functions**

- void ITM\_SendChar (uint8\_t ch)
- int \_\_io\_putchar (int ch) \_\_attribute\_\_((weak))
- int \_\_io\_getchar (void)
- void initialise\_monitor\_handles ()
- int \_getpid (void)
- int \_kill (int pid, int sig)
- void \_exit (int status)
- attribute ((weak))
- int \_close (int file)
- int \_fstat (int file, struct stat \*st)
- int \_isatty (int file)
- int \_lseek (int file, int ptr, int dir)
- int \_open (char \*path, int flags,...)
- int \_wait (int \*status)
- int \_unlink (char \*name)
- int **\_times** (struct tms \*buf)
- int \_stat (char \*file, struct stat \*st)
- int \_link (char \*old, char \*new)
- int fork (void)
- int \_execve (char \*name, char \*\*argv, char \*\*env)

#### **Variables**

• char \*\* environ = \_\_env

#### 6.34.1 Detailed Description

STM32CubeIDE Minimal System calls file.

**Author** 

Auto-generated by STM32CubeIDE

For more information about which c-functions need which of these lowlevel functions please consult the Newlib libc-manual

Attention


Copyright (c) 2020-2023 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

# 6.35 Src/sysmem.c File Reference

STM32CubeIDE System Memory calls file.

#include <errno.h>
#include <stdint.h>
Include dependency graph for sysmem.c:



### **Functions**

void \* \_sbrk (ptrdiff\_t incr)
 \_sbrk() allocates memory to the newlib heap and is used by malloc and others from the C library

## 6.35.1 Detailed Description

STM32CubeIDE System Memory calls file.

**Author** 

Generated by STM32CubeIDE

For more information about which C functions need which of these lowlevel functions please consult the newlib libc manual

Attention

Copyright (c) 2023 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

#### 6.35.2 Function Documentation

296 File Documentation

### 6.35.2.1 \_sbrk()

```
void* _sbrk (
          ptrdiff_t incr )
```

\_sbrk() allocates memory to the newlib heap and is used by malloc and others from the C library

This implementation starts allocating at the '\_end' linker symbol The '\_Min\_Stack\_Size' linker symbol reserves a memory for the MSP stack The implementation considers '\_estack' linker symbol to be RAM end NOTE: If the MSP stack, at any point during execution, grows larger than the reserved size, please increase the '\_Min\_Stack\_Size'.

#### **Parameters**

incr Memory size

#### Returns

Pointer to allocated memory

# Index

_sbrk	008spi_cmd_handling.c, 283
sysmem.c, 295	Arduino Analog Pins, 191
001led_Toggle.c	ANALOG_PIN3
main, 277	008spi_cmd_handling.c, 283
008spi_cmd_handling.c	Arduino Analog Pins, 191
ANALOG_PIN0, 283	ANALOG_PIN4
ANALOG_PIN1, 283	008spi_cmd_handling.c, 284
ANALOG_PIN2, 283	Arduino Analog Pins, 191
ANALOG_PIN3, 283	APB1ENR
ANALOG_PIN4, 284	RCC_RegDef_t, 223
CMD_ID_READ, 284	APB1LPENR
CMD_LED_CTRL, 284	RCC_RegDef_t, 223
CMD_LED_READ, 284	APB1PERIPH_BASEADDR
CMD_PRINT, 284	Peripheral Base Addresses, 29
CMD_SENSOR_READ, 284	APB1RSTR
LED_OFF, 284	RCC_RegDef_t, 223
LED_ON, 284	APB2ENR
LED_PIN, 285	RCC_RegDef_t, 223
	APB2LPENR
AFR	RCC_RegDef_t, 223
GPIO_RegDef_t, 216	APB2PERIPH_BASEADDR
AHB1ENR	Peripheral Base Addresses, 29
RCC_RegDef_t, 221	APB2RSTR
AHB1LPENR	RCC_RegDef_t, 223
RCC_RegDef_t, 222	Application Configurable Items, 17
AHB1PERIPH_BASEADDR	Arduino Analog Pins, 190
Peripheral Base Addresses, 29	ANALOG_PIN0, 191
AHB1RSTR	ANALOG_PIN1, 191
RCC_RegDef_t, 222	ANALOG_PIN2, 191
AHB2ENR	ANALOG_PIN3, 191
RCC_RegDef_t, 222	ANALOG_PIN4, 191
AHB2LPENR	
RCC_RegDef_t, 222	BDCR
AHB2PERIPH_BASEADDR	RCC_RegDef_t, 223
Peripheral Base Addresses, 29	bsp/ds1307.c, 235
AHB2RSTR	bsp/ds1307.h, 236
RCC_RegDef_t, 222	bsp/keypad.c, 238
AHB3ENR	bsp/keypad.h, 240
RCC_RegDef_t, 222	bsp/lcd.c, 241
AHB3LPENR	bsp/lcd.h, 242
RCC_RegDef_t, 222	BSRR
AHB3RSTR	GPIO_RegDef_t, 216
RCC_RegDef_t, 222	
ANALOG_PIN0	CCR
008spi_cmd_handling.c, 283	I2C_RegDef_t, 219
Arduino Analog Pins, 191	CFGR
ANALOG_PIN1	RCC_RegDef_t, 223
008spi_cmd_handling.c, 283	SYSCFG_RegDef_t, 230
Arduino Analog Pins, 191	CIR
ANALOG PIN2	RCC_RegDef_t, 224

CKGATENR	I2C_RegDef_t, 219
RCC_RegDef_t, 224	drivers/Inc/stm32f407xx.h, 244
Clock Disable Macros, 41	drivers/Inc/stm32f407xx_gpio_driver.h, 255
Clock Enable GPIO Clocks, 38	drivers/Inc/stm32f407xx_i2c_driver.h, 257
Clock Enable I2C Clocks, 38	drivers/Inc/stm32f407xx_rcc_driver.h, 260
Clock Enable Macros, 37	drivers/Inc/stm32f407xx_spi_driver.h, 262
Clock Enable SPI Clocks, 39	drivers/Inc/stm32f407xx usart driver.h, 265
Clock Enable SYSCFG Clocks, 40	drivers/Src/stm32f407xx_gpio_driver.c, 268
Clock Enable USART Clocks, 39	drivers/Src/stm32f407xx i2c driver.c, 269
CMD ID READ	drivers/Src/stm32f407xx rcc driver.c, 271
008spi_cmd_handling.c, 284	drivers/Src/stm32f407xx spi driver.c, 273
SPI Communication CMDs, 189	drivers/Src/stm32f407xx_usart_driver.c, 275
CMD_LED_CTRL	DS1307 APIs, 13
008spi_cmd_handling.c, 284	ds1307_get_current_date, 14
SPI Communication CMDs, 189	— <del>-</del> — — —
	ds1307_get_current_time, 14
CMD_LED_READ	ds1307_init, 14
008spi_cmd_handling.c, 284	ds1307_set_current_date, 14
SPI Communication CMDs, 189	ds1307_set_current_time, 15
CMD_PRINT	DS1307 Configurable Items, 11
008spi_cmd_handling.c, 284	DS1307 Macros, 10
SPI Communication CMDs, 189	DS1307 RTC Driver, 9
CMD_SENSOR_READ	ds1307_get_current_date
008spi_cmd_handling.c, 284	DS1307 APIs, 14
SPI Communication CMDs, 189	ds1307_get_current_time
CMPCR	DS1307 APIs, 14
SYSCFG_RegDef_t, 230	ds1307_init
CR	DS1307 APIs, 14
RCC_RegDef_t, 224	ds1307_set_current_date
CR1	DS1307 APIs, 14
I2C_RegDef_t, 219	ds1307_set_current_time
CR2	DS1307 APIs, 15
I2C_RegDef_t, 219	
CRC BASEADDR	EMR
Peripheral Base Addresses on APB1 Bus, 30	EXTI_RegDef_t, 213
CSR	ENABLE
RCC RegDef t, 224	Generic Macros, 125
_ 3 ,	EXTI (External Interrupt) IRQ Numbers, 49
date	EXTI_BASEADDR
RTC_date_t, 225	Peripheral Base Addresses on APB2 Bus, 34
day	EXTI_RegDef_t, 213
RTC_date_t, 226	EMR, 213
Days of the Week, 12	FTSR, 213
DCKCFGR	IMR, 214
RCC_RegDef_t, 224	PR, 214
DCKCFGR2	RTSR, 214
RCC_RegDef_t, 224	SWIER, 214
Definitions and Macros, 24	EXTICR
DISABLE	SYSCFG_RegDef_t, 230
Generic Macros, 125	0.001 a_1.0g201_t, 200
Disable clock for GPIOx peripherals, 41	FIR BASEADDR
Disable clock for I2Cx peripherals, 42	Peripheral Base Addresses on APB1 Bus, 31
Disable clock for SPIx peripherals, 42	FLAG RESET
Disable clock for SYSCFG peripherals, 43	Generic Macros, 126
Disable clock for USARTx peripherals, 43	FLAG_SET
DMA1_BASEADDR	Generic Macros, 126
Peripheral Base Addresses on APB1 Bus, 31	FLASH_BASEADDR
DMA2_BASEADDR	Memory Base Addresses, 27
Peripheral Base Addresses on APB1 Bus, 31	FLTR
DR	I2C_RegDef_t, 220
DIT	120_1 10gb01_1, 220

FTSR	GPIO Base Address to Code Conversion Macros,
EXTI RegDef t, 213	47
_ 0 _ /	GPIO_Delnit
Generic Macros, 125	GPIO APIs, 136
DISABLE, 125	GPIO Handle t, 214
ENABLE, 125	GPIO_Init
FLAG_RESET, 126	GPIO APIs, 136
FLAG_SET, 126	GPIO_IRQHandling
GPIO_PIN_RESET, 126	GPIO APIs, 136
GPIO_PIN_SET, 126	GPIO_IRQInterruptConfig
RESET, 126	GPIO APIs, 137
SET, 126	GPIO_IRQPriorityConfig
GPIO APIs, 135	GPIO APIs, 137
GPIO_Delnit, 136	GPIO_MODE_ALTFN
GPIO_Init, 136	GPIO Pin Modes, 131
GPIO_IRQHandling, 136	GPIO_MODE_ANALOG
GPIO_IRQInterruptConfig, 137	GPIO Pin Modes, 131
GPIO_IRQPriorityConfig, 137	GPIO_MODE_IN
GPIO_PeripheralClockControl, 138	GPIO Pin Modes, 131
GPIO_ReadFromInputPin, 138	GPIO_MODE_IT_FT
GPIO_ReadFromInputPort, 139	GPIO Pin Modes, 131
GPIO_ToggleOutputPin, 139	GPIO_MODE_IT_RFT
GPIO_WriteToOutputPin, 140	GPIO Pin Modes, 131
GPIO_WriteToOutputPort, 140	GPIO_MODE_IT_RT
GPIO Base Address to Code Conversion Macros, 47	GPIO Pin Modes, 131
GPIO_BASEADDR_TO_CODE, 47	GPIO_MODE_OUT
GPIO Driver, 127	GPIO Pin Modes, 132
GPIO_PinAltFunMode, 128	GPIO_NO_PUPD
GPIO_PinConfig, 128	GPIO Pull-up/Pull-down Configurations, 134
GPIO_PinMode, 128	GPIO_OP_TYPE_OD
GPIO_PinNumber, 128	GPIO Output Types, 135
GPIO_PinPinOPType, 128	GPIO_OP_TYPE_PP
GPIO_PinPuPdControl, 128	GPIO Output Types, 135
GPIO_PinSpeed, 128	GPIO_PeripheralClockControl
pGPIOx, 128	GPIO APIs, 138
GPIO Macros, 129	GPIO_PIN_PD
GPIO Output Speeds, 132	GPIO Pull-up/Pull-down Configurations, 134
GPIO_SPEED_FAST, 132	GPIO_PIN_PU
GPIO_SPEED_HIGH, 132	GPIO Pull-up/Pull-down Configurations, 134
GPIO_SPEED_LOW, 133	GPIO_PIN_RESET
GPIO_SPEED_MEDIUM, 133	Generic Macros, 126
GPIO Output Types, 134 GPIO OP TYPE OD, 135	GPIO_PIN_SET
GPIO_OP_TYPE_PP, 135	Generic Macros, 126
GPIO Pin Modes, 130	GPIO_PinAltFunMode
GPIO MODE ALTFN, 131	GPIO Driver, 128
GPIO_MODE_ANALOG, 131	GPIO_PinConfig
GPIO MODE IN, 131	GPIO Driver, 128
GPIO_MODE_IT_FT, 131	GPIO_PinConfig_t, 215
GPIO_MODE_IT_RFT, 131	GPIO_PinMode
GPIO_MODE_IT_RT, 131	GPIO Driver, 128
GPIO_MODE_OUT, 132	GPIO_PinNumber
GPIO Pin Numbers, 130	GPIO Driver, 128
GPIO Pull-up/Pull-down Configurations, 133	GPIO_PinPinOPType
GPIO_NO_PUPD, 134	GPIO Driver, 128
GPIO_PIN_PD, 134	GPIO_PinPuPdControl
GPIO PIN PU, 134	GPIO Driver, 128
GPIO_BASEADDR_TO_CODE	GPIO_PinSpeed GPIO Driver, 128
	ar io briver, 120

GPIO_ReadFromInputPin	I2C_EV_IRQHandling, 156
GPIO APIs, 138	I2C_GenerateStopCondition, 156
GPIO_ReadFromInputPort	I2C_GetFlagStatus, 157
GPIO APIs, 139	I2C_Init, 157
GPIO_RegDef_t, 215	I2C_IRQInterruptConfig, 158
AFR, 216	I2C_IRQPriorityConfig, 158
BSRR, 216	I2C_ManageAcking, 159
IDR, 216	I2C_MasterReceiveData, 159
LCKR, 216	I2C_MasterReceiveDataIT, 160
MODER, 216	I2C_MasterSendData, 161
ODR, 217	I2C_MasterSendDataIT, 161
OSPEEDR, 217	I2C_PeriClockControl, 162
OTYPER, 217	I2C_PeripheralControl, 163
PUPDR, 217	I2C_SlaveEnableDisableCallbackEvents, 163
GPIO_SPEED_FAST	I2C_SlaveReceiveData, 163
GPIO Output Speeds, 132	I2C_SlaveSendData, 164
GPIO_SPEED_HIGH	I2C Application Event Macros, 151
GPIO Output Speeds, 132	I2C_ERROR_AF, 151
GPIO_SPEED_LOW	I2C_ERROR_ARLO, 151
GPIO Output Speeds, 133	I2C_ERROR_BERR, 151
GPIO_SPEED_MEDIUM	I2C_ERROR_OVR, 152
GPIO Output Speeds, 133	I2C_ERROR_TIMEOUT, 152
GPIO ToggleOutputPin	
_ 55 .	I2C_EV_DATA_RCV, 152
GPIO APIs, 139	I2C_EV_DATA_REQ, 152
GPIO_WriteToOutputPin	I2C_EV_RX_CMPLT, 152
GPIO APIs, 140	I2C_EV_STOP, 152
GPIO_WriteToOutputPort	I2C_EV_TX_CMPLT, 152
GPIO APIs, 140	I2C Application States, 143
GPIOA_BASEADDR	I2C_BUSY_IN_RX, 144
Peripheral Base Addresses on APB1 Bus, 31	I2C_BUSY_IN_TX, 144
GPIOB_BASEADDR	I2C_READY, 144
Peripheral Base Addresses on APB1 Bus, 31	I2C Bit Position Definitions, 57
GPIOC_BASEADDR	I2C Driver, 141
Peripheral Base Addresses on APB1 Bus, 31	I2C Fast Mode Duty Cycle Options, 146
GPIOD_BASEADDR	I2C_FM_DUTY_16_9, 147
Peripheral Base Addresses on APB1 Bus, 31	I2C_FM_DUTY_2, 147
GPIOE_BASEADDR	I2C Macros, 142
Peripheral Base Addresses on APB1 Bus, 31	I2C Repeated Start Macros, 150
GPIOF_BASEADDR	I2C_DISABLE_SR, 150
Peripheral Base Addresses on APB1 Bus, 32	I2C_ENABLE_SR, 150
GPIOG_BASEADDR	I2C Serial Clock Speed Options, 144
Peripheral Base Addresses on APB1 Bus, 32	I2C_SC_SPEED_FM2K, 145
GPIOH BASEADDR	I2C_SC_SPEED_FM4K, 145
Peripheral Base Addresses on APB1 Bus, 32	I2C_SC_SPEED_SM, 145
GPIOI BASEADDR	I2C Status Flags, 147
Peripheral Base Addresses on APB1 Bus, 32	I2C FLAG ADD10, 148
	I2C_FLAG_ADDR, 148
hours	I2C FLAG AF, 148
RTC time t, 227	I2C FLAG ARLO, 148
,	I2C_FLAG_BERR, 148
I2C ACK Control Options, 145	I2C_FLAG_BTF, 148
I2C ACK DISABLE, 146	I2C FLAG_DIT, 148
I2C_ACK_ENABLE, 146	I2C FLAG PECERR, 149
I2C APIs, 153	
I2C_ApplicationEventCallback, 154	I2C_FLAG_RxNE, 149 I2C_FLAG_SB, 149
I2C_CloseReceiveData, 155	
I2C_CloseSendData, 155	I2C_FLAG_SMBALERT, 149
I2C_Delnit, 155	I2C_FLAG_STOPF, 149
I2C_ER_IRQHandling, 156	I2C_FLAG_TIMEOUT, 149

I2C_FLAG_TxE, 149	I2C_CR1 Bit Position Definitions, 60
I2C1_BASEADDR	I2C_CR1_PE
Peripheral Base Addresses on APB1 Bus, 32	I2C_CR1 Bit Position Definitions, 60
I2C2_BASEADDR	I2C_CR1_PEC
Peripheral Base Addresses on APB1 Bus, 32	I2C_CR1 Bit Position Definitions, 60
I2C3_BASEADDR	I2C_CR1_POS
Peripheral Base Addresses on APB1 Bus, 32	I2C_CR1 Bit Position Definitions, 60
I2C_ACK_DISABLE	I2C_CR1_SMBTYPE
I2C ACK Control Options, 146	I2C_CR1 Bit Position Definitions, 60
I2C ACK ENABLE	I2C_CR1_SMBUS
I2C ACK Control Options, 146	I2C_CR1 Bit Position Definitions, 61
I2C_ApplicationEventCallback	I2C_CR1_START
I2C APIs, 154	I2C_CR1 Bit Position Definitions, 61
I2C_BUSY_IN_RX	I2C_CR1_STOP
I2C Application States, 144	I2C_CR1 Bit Position Definitions, 61
I2C_BUSY_IN_TX	I2C_CR1_SWRST
I2C Application States, 144	I2C_CR1 Bit Position Definitions, 61
I2C_CCR Bit Position Definitions, 69	I2C_CR2 Bit Position Definitions, 63
	I2C_CR2_DMAEN, 64
I2C_CCR_DUTY, 70	I2C_CR2_FREQ, 64
I2C_CCR_FS, 70	I2C_CR2_ITBUFEN, 64
I2C CCR CCR	I2C_CR2_ITERREN, 64
I2C_CCR Bit Position Definitions, 70	I2C CR2 ITEVTEN, 64
I2C_CCR_DUTY	I2C_CR2_LAST, 64
I2C_CCR Bit Position Definitions, 70	I2C_CR2_DMAEN
I2C_CCR_FS	I2C_CR2 Bit Position Definitions, 64
I2C_CCR Bit Position Definitions, 70	I2C_CR2_FREQ
I2C_CloseReceiveData	I2C_CR2 Bit Position Definitions, 64
I2C APIs, 155	I2C CR2 ITBUFFN
I2C APIs, 155 I2C CloseSendData	I2C_CR2_ITBUFEN I2C_CR2_Bit Position Definitions, 64
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64
I2C_CloseSendData I2C APIs, 155	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN I2C_CR2 Bit Position Definitions, 64
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217 I2C_CR1 Bit Position Definitions, 59	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITEVTEN I2C_CR2_Bit Position Definitions, 64
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217 I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217 I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_NOSTRETCH, 60	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217 I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_PE, 60	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217 I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_NOSTRETCH, 60 I2C_CR1_PE, 60 I2C_CR1_PEC, 60 I2C_CR1_POS, 60	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155 I2C_Config_t, 217 I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_NOSTRETCH, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_POS, 60 I2C_CR1_SMBTYPE, 60	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155  I2C_Config_t, 217  I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_NOSTRETCH, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_POS, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBUS, 61	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155  I2C_Config_t, 217  I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_PEC, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBUS, 61 I2C_CR1_START, 61	I2C_CR2 Bit Position Definitions, 64 I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155  I2C_Config_t, 217  I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_PEC, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBUS, 61 I2C_CR1_START, 61 I2C_CR1_STOP, 61	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData I2C APIs, 155  I2C_Config_t, 217  I2C_CR1 Bit Position Definitions, 59 I2C_CR1_ACK, 59 I2C_CR1_ALERT, 59 I2C_CR1_ENARP, 60 I2C_CR1_ENGC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_ENPEC, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_PE, 60 I2C_CR1_POS, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBTYPE, 60 I2C_CR1_SMBUS, 61 I2C_CR1_START, 61 I2C_CR1_STOP, 61 I2C_CR1_SWRST, 61 I2C_CR1_ACK I2C_CR1_Bit Position Definitions, 59	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN
I2C_CloseSendData	I2C_CR2 Bit Position Definitions, 64  I2C_CR2_ITERREN

I2C_EV_IRQHandling	I2C_ManageAcking
I2C APIs, 156	I2C APIs, 159
I2C_EV_RX_CMPLT	I2C_MasterReceiveData
I2C Application Event Macros, 152	I2C APIs, 159
I2C_EV_STOP	I2C_MasterReceiveDataIT
I2C Application Event Macros, 152	I2C APIs, 160
I2C EV TX CMPLT	I2C_MasterSendData
I2C Application Event Macros, 152	
I2C FLAG ADD10	I2C MasterSendDataIT
I2C Status Flags, 148	I2C APIs, 161
I2C FLAG ADDR	I2C_OAR1 Bit Position Definitions, 61
I2C Status Flags, 148	I2C_OAR1_ADD, 62
I2C_FLAG_AF	I2C_OAR1_ADD0, 62
I2C Status Flags, 148	I2C_OAR1_ADDMODE, 62
I2C_FLAG_ARLO	I2C_OAR1_ADD
I2C Status Flags, 148	I2C_OAR1 Bit Position Definitions, 62
I2C_FLAG_BERR	I2C_OAR1_ADD0
I2C Status Flags, 148	I2C_OAR1 ADDMODE
I2C_FLAG_BTF	I2C_OAR1_ADDMODE
I2C Status Flags, 148	I2C_OAR1 Bit Position Definitions, 62
I2C_FLAG_OVR	I2C_OAR2 Bit Position Definitions, 62
I2C Status Flags, 148	I2C_OAR2_ADD2, 63
I2C_FLAG_PECERR	I2C_OAR2_ENDUAL, 63
I2C Status Flags, 149	I2C_OAR2_ADD2
I2C_FLAG_RxNE	I2C_OAR2 Bit Position Definitions, 63
I2C Status Flags, 149	I2C_OAR2_ENDUAL
I2C_FLAG_SB	I2C_OAR2 Bit Position Definitions, 63
I2C Status Flags, 149	I2C_PeriClockControl
I2C_FLAG_SMBALERT	I2C APIs, 162
I2C Status Flags, 149	I2C_PeripheralControl
I2C_FLAG_STOPF	I2C APIs, 163
I2C Status Flags, 149	I2C_READY
I2C_FLAG_TIMEOUT	I2C Application States, 144
I2C Status Flags, 149	I2C_RegDef_t, 219
I2C_FLAG_TxE	CCR, 219
I2C Status Flags, 149	CR1, 219
I2C_FLTR Bit Position Definitions, 71	CR2, 219
I2C_FLTR_ANOFF, 71	DR, 219
I2C_FLTR_DNF, 72	FLTR, 220
I2C_FLTR_ANOFF	OAR1, 220
I2C_FLTR Bit Position Definitions, 71	OAR2, 220
I2C_FLTR_DNF	SR1, 220
I2C_FLTR Bit Position Definitions, 72	SR2, 220
I2C_FM_DUTY_16_9	TRISE, 220
I2C Fast Mode Duty Cycle Options, 147	
• • •	I2C_SC_SPEED_FM2K
I2C_FM_DUTY_2	I2C Serial Clock Speed Options, 145
I2C Fast Mode Duty Cycle Options, 147	I2C_SC_SPEED_FM4K
I2C_GenerateStopCondition	I2C Serial Clock Speed Options, 145
I2C APIs, 156	I2C_SC_SPEED_SM
I2C_GetFlagStatus	I2C Serial Clock Speed Options, 145
I2C APIs, 157	I2C_SlaveEnableDisableCallbackEvents
I2C_Handle_t, 218	I2C APIs, 163
I2C_Init	I2C_SlaveReceiveData
I2C APIs, 157	I2C APIs, 163
I2C_IRQInterruptConfig	I2C_SlaveSendData
I2C APIs, 158	I2C APIs, 164
I2C_IRQPriorityConfig	I2C_SR1 Bit Position Definitions, 65
I2C APIs, 158	I2C_SR1_ADD10, 65

	I2C SR1 ADDR, 65	I2C SR2 PEC
	I2C SR1 AF, 66	I2C_SR2 Bit Position Definitions, 68
	I2C_SR1_ARLO, 66	I2C_SR2_SMBDEFAULT
	I2C_SR1_BERR, 66	I2C_SR2 Bit Position Definitions, 69
	I2C_SR1_BTF, 66	I2C_SR2_SMBHOST
	I2C_SR1_OVR, 66	I2C_SR2 Bit Position Definitions, 69
	I2C_SR1_PECERR, 66	I2C_SR2_TRA
	I2C_SR1_RxNE, 66	I2C_SR2 Bit Position Definitions, 69
	I2C_SR1_SB, 66	I2C_TRISE Bit Position Definitions, 70
	I2C_SR1_SMBALERT, 67	I2C_TRISE_TRISE, 71
	I2C_SR1_STOPF, 67	I2C_TRISE_TRISE
	I2C_SR1_TIMEOUT, 67	I2C_TRISE Bit Position Definitions, 71
100	I2C_SR1_TxE, 67	IDR
120_	_SR1_ADD10	GPIO_RegDef_t, 216
100	I2C_SR1 Bit Position Definitions, 65	IMR
120_	_SR1_ADDR	EXTI_RegDef_t, 214
IOC	I2C_SR1 Bit Position Definitions, 65	IRQ Numbers Macros, 48
120_	_SR1_AF I2C_SR1 Bit Position Definitions, 66	Keypad
120	SR1 ARLO	keypad.c, 239
120_	I2C_SR1 Bit Position Definitions, 66	KEYPAD Driver, 15
12C	SR1_BERR	Keypad_ScanAndPrint, 15
	I2C SR1 Bit Position Definitions, 66	keypad.c
I2C	SR1_BTF	Keypad, 239
	I2C_SR1 Bit Position Definitions, 66	Keypad_ScanAndPrint
I2C	SR1_OVR	KEYPAD Driver, 15
_	I2C_SR1 Bit Position Definitions, 66	
I2C	_SR1_PECERR	LCD APIs, 19
	I2C_SR1 Bit Position Definitions, 66	lcd_display_clear, 19
I2C_	SR1_RxNE	lcd_display_return_home, 19
	I2C_SR1 Bit Position Definitions, 66	lcd_init, 20
I2C_	_SR1_SB	lcd_print_char, 20
	I2C_SR1 Bit Position Definitions, 66	lcd_print_string, 20
I2C_	_SR1_SMBALERT	lcd_send_command, 21
	I2C_SR1 Bit Position Definitions, 67	lcd_set_cursor, 21
I2C_	_SR1_STOPF	LCD Commands, 18
	I2C_SR1 Bit Position Definitions, 67	LCD Driver, 16
I2C_	_SR1_TIMEOUT	LCD Macros, 17
	I2C_SR1 Bit Position Definitions, 67	lcd_display_clear
I2C_	_SR1_TxE	LCD APIs, 19 lcd_display_return_home
	I2C_SR1 Bit Position Definitions, 67	LCD APIs, 19
I2C_	SR2 Bit Position Definitions, 67	lcd_init
	I2C_SR2_BUSY, 68	LCD APIs, 20
	I2C_SR2_DUALF, 68	lcd_print_char
	I2C_SR2_GENCALL, 68	LCD APIs, 20
	I2C_SR2_MSL, 68	lcd_print_string
	I2C_SR2_PEC, 68	LCD APIs, 20
	I2C_SR2_SMBDEFAULT, 69	lcd_send_command
	I2C_SR2_SMBHOST, 69	LCD APIs, 21
100	I2C_SR2_TRA, 69	Icd_set_cursor
120_	SR2_BUSY	LCD APIs, 21
IOC	I2C_SR2 Bit Position Definitions, 68	LCKR
120_	SR2_DUALF	GPIO_RegDef_t, 216
loC	I2C_SR2 Bit Position Definitions, 68	LED Control Macros, 189
120_	SR2_GENCALL	LED_OFF, 190
loC	I2C_SR2 Bit Position Definitions, 68 SR2 MSL	LED_ON, 190
اکا_	I2C_SR2 Bit Position Definitions, 68	LED_PIN, 190
		LED_OFF

008spi_cmd_handling.c, 284 LED Control Macros, 190 LED ON	GPIOF_BASEADDR, 32 GPIOG_BASEADDR, 32 GPIOH_BASEADDR, 32
008spi_cmd_handling.c, 284	GPIOI_BASEADDR, 32
LED Control Macros, 190	I2C1_BASEADDR, 32
LED_PIN	I2C2_BASEADDR, 32
008spi_cmd_handling.c, 285	I2C3_BASEADDR, 32
LED Control Macros, 190	RCC_BASEADDR, 32
main	SPI2_BASEADDR, 33
001led_Toggle.c, 277	SPI3_BASEADDR, 33
Memory Base Addresses, 26	UART4_BASEADDR, 33 UART5_BASEADDR, 33
FLASH BASEADDR, 27	USART2_BASEADDR, 33
ROM_BASEADDR, 27	USART3 BASEADDR, 33
SRAM1_BASEADDR, 27	Peripheral Base Addresses on APB2 Bus, 34
SRAM2 BASEADDR, 27	EXTI_BASEADDR, 34
MEMRMP	SPI1_BASEADDR, 34
SYSCFG_RegDef_t, 230	SPI4_BASEADDR, 34
minutes	SYSCFG_BASEADDR, 35
RTC_time_t, 227	USART1 BASEADDR, 35
MODER	USART6 BASEADDR, 35
GPIO_RegDef_t, 216	Peripheral Definitions, 36
month	Peripheral Register Definitions, 35
RTC_date_t, 226	pGPIOx
ANVIOLOGED D	GPIO Driver, 128
NVIC ICERx Registers, 25	PLLCFGR
NVIC ISERx Registers, 24	RCC_RegDef_t, 224
NVIC Priority Levels Macros, 50	PLLI2SCFGR
NVIC Priority Registers Base Address, 25	RCC_RegDef_t, 224
OAR1	PLLSAICFGR
I2C_RegDef_t, 220	RCC_RegDef_t, 225
OAR2	PMC
I2C_RegDef_t, 220	SYSCFG_RegDef_t, 230 PR
ODR	
GPIO_RegDef_t, 217	EXTI_RegDef_t, 214 Priority Bits Implemented, 26
OSPEEDR	pRxBuffer
GPIO_RegDef_t, 217	SPI Driver, 166
OTYPER	
GPIO_RegDef_t, 217	USART_Handle_t, 233
	USART_Handle_t, 233 pSPIx
PERIPH_BASEADDR	USART_Handle_t, 233
PERIPH_BASEADDR Peripheral Base Addresses, 29	USART_Handle_t, 233 pSPIx SPI Driver, 166
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28	USART_Handle_t, 233 pSPIx SPI Driver, 166 pTxBuffer
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29	USART_Handle_t, 233 pSPIx SPI Driver, 166 pTxBuffer SPI Driver, 166
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29	USART_Handle_t, 233 pSPIx SPI Driver, 166 pTxBuffer SPI Driver, 166 USART_Handle_t, 233
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29	USART_Handle_t, 233 pSPIx SPI Driver, 166 pTxBuffer SPI Driver, 166 USART_Handle_t, 233 PUPDR GPIO_RegDef_t, 217 pUSARTx USART_Handle_t, 233
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233 RCC Bit Position Definitions, 85
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233  RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30 CRC_BASEADDR, 30 DMA1_BASEADDR, 31 DMA2_BASEADDR, 31	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233  RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108     RCC_AHB1LPENR_CRCEN, 108
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30 CRC_BASEADDR, 30 DMA1_BASEADDR, 31 DMA2_BASEADDR, 31 FIR_BASEADDR, 31	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233 RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108     RCC_AHB1LPENR_CRCEN, 108     RCC_AHB1LPENR_DMA1LPEN, 109
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30 CRC_BASEADDR, 30 DMA1_BASEADDR, 31 DMA2_BASEADDR, 31 FIR_BASEADDR, 31 GPIOA_BASEADDR, 31	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233 RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108     RCC_AHB1LPENR_CRCEN, 108     RCC_AHB1LPENR_DMA1LPEN, 109     RCC_AHB1LPENR_DMA2LPEN, 109
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30 CRC_BASEADDR, 30 DMA1_BASEADDR, 31 DMA2_BASEADDR, 31 FIR_BASEADDR, 31 GPIOA_BASEADDR, 31 GPIOB_BASEADDR, 31	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233  RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108     RCC_AHB1LPENR_CRCEN, 108     RCC_AHB1LPENR_DMA1LPEN, 109     RCC_AHB1LPENR_DMA2LPEN, 109     RCC_AHB1LPENR_ETHMACLPEN, 109
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30 CRC_BASEADDR, 30 DMA1_BASEADDR, 31 DMA2_BASEADDR, 31 FIR_BASEADDR, 31 GPIOA_BASEADDR, 31 GPIOB_BASEADDR, 31 GPIOB_BASEADDR, 31 GPIOC_BASEADDR, 31	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233  RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108     RCC_AHB1LPENR_CRCEN, 108     RCC_AHB1LPENR_DMA1LPEN, 109     RCC_AHB1LPENR_DMA2LPEN, 109     RCC_AHB1LPENR_ETHMACLPEN, 109     RCC_AHB1LPENR_ETHMACPTPLPEN, 109
PERIPH_BASEADDR Peripheral Base Addresses, 29 Peripheral Base Addresses, 28 AHB1PERIPH_BASEADDR, 29 AHB2PERIPH_BASEADDR, 29 APB1PERIPH_BASEADDR, 29 APB2PERIPH_BASEADDR, 29 PERIPH_BASEADDR, 29 Peripheral Base Addresses on APB1 Bus, 30 CRC_BASEADDR, 30 DMA1_BASEADDR, 31 DMA2_BASEADDR, 31 FIR_BASEADDR, 31 GPIOA_BASEADDR, 31 GPIOB_BASEADDR, 31	USART_Handle_t, 233 pSPIx     SPI Driver, 166 pTxBuffer     SPI Driver, 166     USART_Handle_t, 233 PUPDR     GPIO_RegDef_t, 217 pUSARTx     USART_Handle_t, 233  RCC Bit Position Definitions, 85 RCC_AHB1LPENR Bit Position Definitions, 108     RCC_AHB1LPENR_CRCEN, 108     RCC_AHB1LPENR_DMA1LPEN, 109     RCC_AHB1LPENR_DMA2LPEN, 109     RCC_AHB1LPENR_ETHMACLPEN, 109

RCC_AHB1LPENR_GPIOBLPEN, 109	RCC_AHB1RSTR_GPIOH, 98
RCC_AHB1LPENR_GPIOCLPEN, 110	RCC_AHB1RSTR_GPIOI, 99
RCC_AHB1LPENR_GPIODLPEN, 110	RCC_AHB1RSTR_OTGHS, 99
RCC_AHB1LPENR_GPIOELPEN, 110	RCC_AHB1RSTR_OTGHSULPI, 99
RCC_AHB1LPENR_GPIOFLPEN, 110	RCC_AHB1RSTR_CRC
RCC AHB1LPENR GPIOGLPEN, 110	RCC_AHB1RSTR Bit Position Definitions, 97
RCC AHB1LPENR GPIOHLPEN, 110	RCC_AHB1RSTR_DMA1
RCC AHB1LPENR GPIOILPEN, 110	RCC_AHB1RSTR Bit Position Definitions, 97
RCC AHB1LPENR OTGHSHULPI, 110	RCC AHB1RSTR DMA2
RCC AHB1LPENR OTGHSLPEN, 111	RCC_AHB1RSTR Bit Position Definitions, 97
RCC AHB1LPENR CRCEN	RCC AHB1RSTR ETHMAC
RCC AHB1LPENR Bit Position Definitions, 108	RCC_AHB1RSTR Bit Position Definitions, 97
RCC_AHB1LPENR_DMA1LPEN	RCC_AHB1RSTR_GPIOA
RCC_AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC_AHB1LPENR_DMA2LPEN	RCC_AHB1RSTR_GPIOB
RCC_AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC_AHB1LPENR_ETHMACLPEN	RCC AHB1RSTR GPIOC
RCC AHB1LPENR Bit Position Definitions, 109	RCC AHB1RSTR Bit Position Definitions, 98
RCC_AHB1LPENR_ETHMACPTPLPEN	RCC_AHB1RSTR_GPIOD
RCC AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC AHBILPENR ETHMACRXLPEN	RCC AHB1RSTR GPIOE
RCC AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC_AHB1LPENR_ETHMACTXLPEN	RCC_AHB1RSTR_GPIOF
RCC_AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC_AHBILPENR_GPIOALPEN	RCC_AHBIRSTR_GPIOG
RCC_AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC_AHB1LPENR_GPIOBLPEN	RCC_AHB1RSTR_GPIOH
RCC_AHB1LPENR Bit Position Definitions, 109	RCC_AHB1RSTR Bit Position Definitions, 98
RCC_AHB1LPENR_GPIOCLPEN	RCC_AHB1RSTR_GPIOI
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB1RSTR Bit Position Definitions, 99
RCC_AHB1LPENR_GPIODLPEN	RCC_AHB1RSTR_OTGHS
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB1RSTR Bit Position Definitions, 99
RCC_AHB1LPENR_GPIOELPEN	RCC_AHB1RSTR_OTGHSULPI
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB1RSTR Bit Position Definitions, 99
RCC_AHB1LPENR_GPIOFLPEN	RCC_AHB2LPENR Bit Position Definitions, 111
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB2LPENR_CRYPLPEN, 111
RCC_AHB1LPENR_GPIOGLPEN	RCC_AHB2LPENR_DCMILPEN, 111
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB2LPENR_HASHLPEN, 112
RCC_AHB1LPENR_GPIOHLPEN	RCC_AHB2LPENR_OTGFSLPEN, 112
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB2LPENR_RNGLPEN, 112
RCC_AHB1LPENR_GPIOILPEN	RCC_AHB2LPENR_CRYPLPEN
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB2LPENR Bit Position Definitions, 111
RCC_AHB1LPENR_OTGHSHULPI	RCC_AHB2LPENR_DCMILPEN
RCC_AHB1LPENR Bit Position Definitions, 110	RCC_AHB2LPENR Bit Position Definitions, 111
RCC_AHB1LPENR_OTGHSLPEN	RCC_AHB2LPENR_HASHLPEN
RCC_AHB1LPENR Bit Position Definitions, 111	RCC_AHB2LPENR Bit Position Definitions, 112
RCC_AHB1RSTR Bit Position Definitions, 96	RCC_AHB2LPENR_OTGFSLPEN
RCC_AHB1RSTR_CRC, 97	RCC_AHB2LPENR Bit Position Definitions, 112
RCC_AHB1RSTR_DMA1, 97	RCC_AHB2LPENR_RNGLPEN
RCC_AHB1RSTR_DMA2, 97	RCC_AHB2LPENR Bit Position Definitions, 112
RCC_AHB1RSTR_ETHMAC, 97	RCC_AHB2RSTR Bit Position Definitions, 99
RCC_AHB1RSTR_GPIOA, 98	RCC_AHB2RSTR_CRYP, 100
RCC_AHB1RSTR_GPIOB, 98	RCC_AHB2RSTR_DCMI, 100
RCC_AHB1RSTR_GPIOC, 98	RCC_AHB2RSTR_HASH, 100
RCC_AHB1RSTR_GPIOD, 98	RCC_AHB2RSTR_OTGFS, 100
RCC_AHB1RSTR_GPIOE, 98	RCC_AHB2RSTR_RNG, 100
RCC_AHB1RSTR_GPIOF, 98	RCC_AHB2RSTR_CRYP
RCC_AHB1RSTR_GPIOG, 98	RCC_AHB2RSTR Bit Position Definitions, 100

RCC_AHB2RSTR_DCMI	RCC_APB1LPENR_SPI3LPEN
RCC_AHB2RSTR Bit Position Definitions, 100	RCC_APB1LPENR Bit Position Definitions, 115
RCC_AHB2RSTR_HASH	RCC_APB1LPENR_TIM12LPEN
RCC_AHB2RSTR Bit Position Definitions, 100	RCC_APB1LPENR Bit Position Definitions, 115
RCC_AHB2RSTR_OTGFS	RCC_APB1LPENR_TIM13LPEN
RCC_AHB2RSTR Bit Position Definitions, 100	RCC APB1LPENR Bit Position Definitions, 115
RCC_AHB2RSTR_RNG	RCC_APB1LPENR_TIM14LPEN
RCC_AHB2RSTR Bit Position Definitions, 100	RCC_APB1LPENR Bit Position Definitions, 115
RCC AHB3LPENR Bit Position Definitions, 112	RCC APB1LPENR TIM2LPEN
RCC AHB3LPENR FSMCLPEN, 113	RCC_APB1LPENR Bit Position Definitions, 115
RCC AHB3LPENR FSMCLPEN	RCC APB1LPENR TIM3LPEN
RCC_AHB3LPENR Bit Position Definitions, 113	RCC APB1LPENR Bit Position Definitions, 115
RCC_AHB3RSTR Bit Position Definitions, 101	RCC_APB1LPENR_TIM4LPEN
RCC_AHB3RSTR_FSMC, 101	RCC_APB1LPENR Bit Position Definitions, 115
RCC_AHB3RSTR_FSMC	RCC_APB1LPENR_TIM5LPEN
RCC_AHB3RSTR Bit Position Definitions, 101	RCC_APB1LPENR Bit Position Definitions, 116
RCC APB1LPENR Bit Position Definitions, 113	RCC_APB1LPENR_TIM6LPEN
RCC_APB1LPENR_CAN1LPEN, 114	RCC_APB1LPENR Bit Position Definitions, 116
RCC APBILPENR CAN2LPEN, 114	
<del>-</del>	RCC_APB1LPENR_TIM7LPEN
RCC_APB1LPENR_DACLPEN, 114	RCC_APB1LPENR Bit Position Definitions, 116
RCC_APB1LPENR_I2C1LPEN, 114	RCC_APB1LPENR_UART4LPEN
RCC_APB1LPENR_I2C2LPEN, 114	RCC_APB1LPENR Bit Position Definitions, 116
RCC_APB1LPENR_I2C3LPEN, 114	RCC_APB1LPENR_UART5LPEN
RCC_APB1LPENR_PWRLPEN, 114	RCC_APB1LPENR Bit Position Definitions, 116
RCC_APB1LPENR_SPI2LPEN, 115	RCC_APB1LPENR_UART7LPEN
RCC_APB1LPENR_SPI3LPEN, 115	RCC_APB1LPENR Bit Position Definitions, 116
RCC_APB1LPENR_TIM12LPEN, 115	RCC_APB1LPENR_UART8LPEN
RCC_APB1LPENR_TIM13LPEN, 115	RCC_APB1LPENR Bit Position Definitions, 116
RCC_APB1LPENR_TIM14LPEN, 115	RCC_APB1LPENR_USART2LPEN
RCC_APB1LPENR_TIM2LPEN, 115	RCC_APB1LPENR Bit Position Definitions, 116
RCC_APB1LPENR_TIM3LPEN, 115	RCC_APB1LPENR_USART3LPEN
RCC_APB1LPENR_TIM4LPEN, 115	RCC_APB1LPENR Bit Position Definitions, 117
RCC_APB1LPENR_TIM5LPEN, 116	RCC_APB1LPENR_WWDGLPEN
RCC_APB1LPENR_TIM6LPEN, 116	RCC_APB1LPENR Bit Position Definitions, 117
RCC APB1LPENR TIM7LPEN, 116	RCC APB1RSTR Bit Position Definitions, 101
RCC APB1LPENR UART4LPEN, 116	RCC_APB1RSTR_CAN1, 102
RCC_APB1LPENR_UART5LPEN, 116	RCC_APB1RSTR_CAN2, 102
RCC_APB1LPENR_UART7LPEN, 116	RCC_APB1RSTR_DAC, 102
RCC_APB1LPENR_UART8LPEN, 116	RCC_APB1RSTR_I2C1, 103
RCC_APB1LPENR_USART2LPEN, 116	RCC_APB1RSTR_I2C2, 103
RCC_APB1LPENR_USART3LPEN, 117	RCC_APB1RSTR_I2C3, 103
RCC_APB1LPENR_WWDGLPEN, 117	RCC_APB1RSTR_PWR, 103
RCC_APB1LPENR_CAN1LPEN	RCC_APB1RSTR_SPI2, 103
RCC_APB1LPENR Bit Position Definitions, 114	RCC_APB1RSTR_SPI3, 103
RCC_APB1LPENR_CAN2LPEN	RCC_APB1RSTR_TIM12, 103
RCC_APB1LPENR Bit Position Definitions, 114	RCC APB1RSTR TIM13, 103
RCC_APB1LPENR_DACLPEN	RCC_APB1RSTR_TIM14, 104
RCC_APB1LPENR Bit Position Definitions, 114	RCC_APB1RSTR_TIM2, 104
RCC_APB1LPENR_I2C1LPEN	RCC_APB1RSTR_TIM3, 104
RCC_APB1LPENR Bit Position Definitions, 114	RCC_APB1RSTR_TIM4, 104
RCC_APB1LPENR_I2C2LPEN	RCC_APB1RSTR_TIM5, 104
RCC_APB1LPENR Bit Position Definitions, 114	RCC_APB1RSTR_TIM6, 104
RCC_APB1LPENR_I2C3LPEN	RCC_APB1RSTR_TIM7, 104
RCC_APB1LPENR Bit Position Definitions, 114	RCC_APB1RSTR_UART4, 104
RCC_APB1LPENR_PWRLPEN	RCC_APB1RSTR_UART5, 105
RCC_APB1LPENR Bit Position Definitions, 114	RCC_APB1RSTR_UART7, 105
RCC_APB1LPENR_SPI2LPEN	RCC_APB1RSTR_UART8, 105
RCC_APB1LPENR Bit Position Definitions, 115	RCC_APB1RSTR_USART2, 105

RCC_APB1RSTR_USART3, 105	RCC_APB2LPENR_TIM11LPEN, 118
RCC_APB1RSTR_WWDG, 105	RCC APB2LPENR TIM1LPEN, 118
RCC_APB1RSTR_CAN1	RCC APB2LPENR TIM8LPEN, 119
RCC_APB1RSTR Bit Position Definitions, 102	RCC_APB2LPENR_TIM9LPEN, 119
RCC_APB1RSTR_CAN2	RCC_APB2LPENR_USART1LPEN, 119
RCC_APB1RSTR Bit Position Definitions, 102	RCC_APB2LPENR_USART6LPEN, 119
RCC_APB1RSTR_DAC	RCC_APB2LPENR_ADCLPEN
RCC_APB1RSTR Bit Position Definitions, 102	RCC_APB2LPENR Bit Position Definitions, 118
RCC_APB1RSTR_I2C1	RCC_APB2LPENR_SDIOLPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 118
RCC_APB1RSTR_I2C2	RCC_APB2LPENR_SPI1LPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 118
RCC_APB1RSTR_I2C3	RCC_APB2LPENR_SYSCFGLPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 118
RCC_APB1RSTR_PWR	RCC_APB2LPENR_TIM10LPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 118
RCC APB1RSTR SPI2	RCC_APB2LPENR_TIM11LPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 118
RCC_APB1RSTR_SPI3	RCC_APB2LPENR_TIM1LPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 118
RCC_APB1RSTR_TIM12	RCC_APB2LPENR_TIM8LPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 119
RCC_APB1RSTR_TIM13	RCC_APB2LPENR_TIM9LPEN
RCC_APB1RSTR Bit Position Definitions, 103	RCC_APB2LPENR Bit Position Definitions, 119
RCC_APB1RSTR_TIM14	RCC_APB2LPENR_USART1LPEN
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2LPENR Bit Position Definitions, 119
RCC_APB1RSTR_TIM2	RCC_APB2LPENR_USART6LPEN
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2LPENR Bit Position Definitions, 119
RCC_APB1RSTR_TIM3	RCC_APB2RSTR Bit Position Definitions, 106
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2RSTR_ADC, 106
RCC_APB1RSTR_TIM4	RCC_APB2RSTR_SDIO, 106
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2RSTR_SPI1, 106
RCC_APB1RSTR_TIM5	RCC_APB2RSTR_SYSCFG, 107
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2RSTR_TIM1, 107
RCC_APB1RSTR_TIM6	RCC_APB2RSTR_TIM10, 107
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2RSTR_TIM11, 107
RCC APB1RSTR TIM7	RCC_APB2RSTR_TIM8, 107
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2RSTR_TIM9, 107
RCC_APB1RSTR_UART4	RCC_APB2RSTR_USART1, 107
RCC_APB1RSTR Bit Position Definitions, 104	RCC_APB2RSTR_USART6, 107
RCC_APB1RSTR_UART5	RCC APB2RSTR ADC
RCC_APB1RSTR Bit Position Definitions, 105	RCC_APB2RSTR Bit Position Definitions, 106
RCC_APB1RSTR_UART7	RCC APB2RSTR SDIO
RCC_APB1RSTR Bit Position Definitions, 105	RCC_APB2RSTR Bit Position Definitions, 106
RCC_APB1RSTR_UART8	RCC_APB2RSTR_SPI1
RCC_APB1RSTR Bit Position Definitions, 105	RCC_APB2RSTR Bit Position Definitions, 106
RCC_APB1RSTR_USART2	RCC_APB2RSTR_SYSCFG
RCC_APB1RSTR Bit Position Definitions, 105	RCC_APB2RSTR Bit Position Definitions, 107
RCC_APB1RSTR_USART3	RCC_APB2RSTR_TIM1
RCC_APB1RSTR Bit Position Definitions, 105	RCC_APB2RSTR Bit Position Definitions, 107
RCC_APB1RSTR_WWDG	RCC_APB2RSTR_TIM10
RCC_APB1RSTR Bit Position Definitions, 105	RCC_APB2RSTR Bit Position Definitions, 107
RCC_APB2LPENR Bit Position Definitions, 117	RCC_APB2RSTR_TIM11
RCC_APB2LPENR_ADCLPEN, 118	RCC_APB2RSTR Bit Position Definitions, 107
RCC_APB2LPENR_SDIOLPEN, 118	RCC_APB2RSTR_TIM8
RCC_APB2LPENR_SPI1LPEN, 118	RCC_APB2RSTR Bit Position Definitions, 107
RCC_APB2LPENR_SYSCFGLPEN, 118	RCC_APB2RSTR_TIM9
RCC APB2LPENR TIM10LPEN, 118	RCC APB2RSTR Bit Position Definitions, 107

RCC APB2RSTR USART1	RCC_CFGR Bit Position Definitions, 92
RCC_APB2RSTR Bit Position Definitions, 107	RCC_CIR Bit Position Definitions, 93
RCC APB2RSTR USART6	RCC_CIR_CSSF, 93
RCC_APB2RSTR Bit Position Definitions, 107	RCC_CIR_HSERDYC, 94
RCC BASEADDR	RCC_CIR_HSERDYF, 94
Peripheral Base Addresses on APB1 Bus, 32	RCC_CIR_HSERDYIE, 94
RCC_BDCR Bit Position Definitions, 119	RCC_CIR_HSIRDYC, 94
RCC_BDCR_BDRST, 120	RCC_CIR_HSIRDYF, 94
RCC_BDCR_LSEBYP, 120	RCC_CIR_HSIRDYIE, 94
RCC_BDCR_LSEON, 120	RCC CIR LSERDYC, 94
RCC BDCR LSERDY, 120	RCC CIR LSERDYF, 94
RCC BDCR RTCEN, 120	RCC_CIR_LSERDYIE, 95
RCC_BDCR_RTCSEL, 120	RCC_CIR_LSIRDYC, 95
RCC_BDCR_BDRST	RCC_CIR_LSIRDYF, 95
RCC_BDCR Bit Position Definitions, 120	RCC_CIR_LSIRDYIE, 95
RCC_BDCR_LSEBYP	RCC_CIR_PLLI2SRDYC, 95
RCC_BDCR Bit Position Definitions, 120	RCC_CIR_PLLI2SRDYF, 95
RCC_BDCR_LSEON	RCC_CIR_PLLI2SRDYIE, 95
RCC_BDCR Bit Position Definitions, 120	RCC_CIR_PLLRDYC, 95
RCC_BDCR_LSERDY	RCC_CIR_PLLRDYF, 96
RCC_BDCR Bit Position Definitions, 120	RCC CIR PLLRDYIE, 96
RCC BDCR RTCEN	RCC_CIR_PLLSAIRDYC, 96
RCC_BDCR Bit Position Definitions, 120	RCC_CIR_PLLSAIRDYF, 96
RCC_BDCR_RTCSEL	RCC_CIR_PLLSAIRDYIE, 96
RCC_BDCR Bit Position Definitions, 120	RCC_CIR_CSSF
RCC_CFGR Bit Position Definitions, 90	RCC_CIR Bit Position Definitions, 93
RCC_CFGR_HPRE, 91	RCC_CIR_HSERDYC
RCC_CFGR_I2SSRC, 91	RCC_CIR Bit Position Definitions, 94
RCC_CFGR_MCO1, 91	RCC_CIR_HSERDYF
RCC_CFGR_MCO1PRE, 91	RCC_CIR Bit Position Definitions, 94
RCC_CFGR_MCO2, 91	RCC_CIR_HSERDYIE
	RCC_CIR Bit Position Definitions, 94
RCC_CFGR_MCO2PRE, 92	
RCC_CFGR_PPRE1, 92	RCC_CIR_HSIRDYC
RCC_CFGR_PPRE2, 92 RCC_CFGR_RTCPRE, 92	RCC_CIR Bit Position Definitions, 94
	RCC_CIR_HSIRDYF
RCC_CFGR_SW, 92	RCC_CIR Bit Position Definitions, 94
RCC_CFGR_SWS, 92	RCC_CIR_HSIRDYIE
RCC_CFGR_HPRE	RCC_CIR Bit Position Definitions, 94
RCC_CFGR Bit Position Definitions, 91	RCC_CIR_LSERDYC
RCC_CFGR_I2SSRC	RCC_CIR Bit Position Definitions, 94
RCC_CFGR Bit Position Definitions, 91	RCC_CIR_LSERDYF
RCC_CFGR_MCO1	RCC_CIR Bit Position Definitions, 94
RCC_CFGR Bit Position Definitions, 91	RCC_CIR_LSERDYIE
RCC_CFGR_MCO1PRE	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 91	RCC_CIR_LSIRDYC
RCC_CFGR_MCO2	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 91	RCC_CIR_LSIRDYF
RCC_CFGR_MCO2PRE	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 92	RCC_CIR_LSIRDYIE
RCC_CFGR_PPRE1	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 92	RCC_CIR_PLLI2SRDYC
RCC_CFGR_PPRE2	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 92	RCC_CIR_PLLI2SRDYF
RCC_CFGR_RTCPRE	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 92	RCC_CIR_PLLI2SRDYIE
RCC_CFGR_SW	RCC_CIR Bit Position Definitions, 95
RCC_CFGR Bit Position Definitions, 92	RCC_CIR_PLLRDYC
RCC CFGR SWS	RCC CIR Bit Position Definitions, 95

RCC_CIR_PLLRDYF	RCC_CSR_OBLRSTF, 122
RCC_CIR Bit Position Definitions, 96	RCC_CSR_PINRSTF, 122
RCC_CIR_PLLRDYIE	RCC_CSR_PORRSTF, 122
RCC_CIR Bit Position Definitions, 96	RCC_CSR_RMVF, 122
RCC_CIR_PLLSAIRDYC	RCC_CSR_SFTRSTF, 122
RCC_CIR Bit Position Definitions, 96	RCC CSR WWDGRSTF, 122
RCC CIR PLLSAIRDYF	RCC CSR IWDGRSTF
RCC_CIR Bit Position Definitions, 96	RCC_CSR Bit Position Definitions, 121
RCC CIR PLLSAIRDYIE	RCC CSR LPWRRSTF
RCC_CIR Bit Position Definitions, 96	RCC_CSR Bit Position Definitions, 121
RCC CR Bit Position Definitions, 86	RCC CSR LSION
RCC CR CSSON, 87	RCC CSR Bit Position Definitions, 122
RCC_CR_HSEBYP, 87	RCC_CSR_LSIRDY
RCC_CR_HSEON, 87	RCC_CSR Bit Position Definitions, 122
RCC_CR_HSERDY, 87	RCC_CSR_OBLRSTF
RCC_CR_HSICAL, 87	RCC_CSR Bit Position Definitions, 122
RCC CR HSION, 88	RCC CSR PINRSTF
RCC_CR_HSIRDY, 88	RCC_CSR Bit Position Definitions, 122
RCC CR HSITRIM, 88	RCC CSR PORRSTF
RCC CR PLLI2SON, 88	RCC_CSR Bit Position Definitions, 122
RCC CR PLLI2SRDY, 88	RCC CSR RMVF
RCC_CR_PLLON, 88	RCC_CSR Bit Position Definitions, 122
RCC_CR_PLLRDY, 88	RCC_CSR_SFTRSTF
RCC_CR_PLLSAION, 88	RCC CSR Bit Position Definitions, 122
	<del>-</del>
RCC_CR_PLLSAIRDY, 89	RCC_CSR_WWDGRSTF
RCC_CR_CSSON	RCC_CSR Bit Position Definitions, 122
RCC_CR Bit Position Definitions, 87	RCC_GetPCLK1Value
RCC_CR_HSEBYP	stm32f407xx_rcc_driver.c, 272
RCC_CR Bit Position Definitions, 87	stm32f407xx_rcc_driver.h, 261
RCC_CR_HSEON	RCC_GetPCLK2Value
RCC_CR Bit Position Definitions, 87	stm32f407xx_rcc_driver.c, 272
RCC_CR_HSERDY	stm32f407xx_rcc_driver.h, 261
RCC_CR Bit Position Definitions, 87	RCC_GetPLLOutputClock
RCC_CR_HSICAL	stm32f407xx_rcc_driver.c, 273
RCC_CR Bit Position Definitions, 87	stm32f407xx_rcc_driver.h, 262
RCC_CR_HSION	RCC_PLLCFGR Bit Position Definitions, 89
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR_PLLM, 89
RCC_CR_HSIRDY	RCC_PLLCFGR_PLLN, 90
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR_PLLP, 90
RCC_CR_HSITRIM	RCC_PLLCFGR_PLLQ, 90
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR_PLLSRC, 90
RCC_CR_PLLI2SON	RCC_PLLCFGR_PLLM
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR Bit Position Definitions, 89
RCC_CR_PLLI2SRDY	RCC_PLLCFGR_PLLN
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR Bit Position Definitions, 90
RCC_CR_PLLON	RCC_PLLCFGR_PLLP
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR Bit Position Definitions, 90
RCC_CR_PLLRDY	RCC_PLLCFGR_PLLQ
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR Bit Position Definitions, 90
RCC_CR_PLLSAION	RCC_PLLCFGR_PLLSRC
RCC_CR Bit Position Definitions, 88	RCC_PLLCFGR Bit Position Definitions, 90
RCC_CR_PLLSAIRDY	RCC_PLLI2SCFGR Bit Position Definitions, 124
RCC_CR Bit Position Definitions, 89	RCC_PLLI2SCFGR_PLLI2SN, 124
RCC_CSR Bit Position Definitions, 121	RCC_PLLI2SCFGR_PLLI2SR, 124
RCC_CSR_IWDGRSTF, 121	RCC_PLLI2SCFGR_PLLI2SN
RCC_CSR_LPWRRSTF, 121	RCC_PLLI2SCFGR Bit Position Definitions, 124
RCC_CSR_LSION, 122	RCC_PLLI2SCFGR_PLLI2SR
RCC_CSR_LSIRDY, 122	RCC_PLLI2SCFGR Bit Position Definitions, 124

RCC_RegDef_t, 221	month, 226
AHB1ENR, 221	year, 226
AHB1LPENR, 222	RTC_time_t, 226
AHB1RSTR, 222	hours, 227
AHB2ENR, 222	minutes, 227
AHB2LPENR, 222	seconds, 227
AHB2RSTR, 222	time_format, 227
AHB3ENR, 222	RTSR
AHB3LPENR, 222	EXTI_RegDef_t, 214
AHB3RSTR, 222	RxBusyState
APB1ENR, 223	USART_Handle_t, 233
APB1LPENR, 223	RxLen
APB1RSTR, 223	SPI Driver, 166
APB2ENR, 223	USART_Handle_t, 233
APB2LPENR, 223	RxState
APB2RSTR, 223	SPI Driver, 166
BDCR, 223	
CFGR, 223	seconds
CIR, 224	RTC_time_t, 227
CKGATENR, 224	SET
CR, 224	Generic Macros, 126
CSR, 224	SPI ACK Control Options, 179
DCKCFGR, 224	SPI_BUS_CONFIG_FULL_DUPLEX, 179
DCKCFGR2, 224	SPI BUS CONFIG HALF DUPLEX, 179
PLLCFGR, 224	SPI BUS CONFIG SIMPLEX RX ONLY, 179
	SPI APIs, 168
PLLI2SCFGR, 224	SPI_ApplicationEventCallback, 169
PLLSAICFGR, 225	SPI_ClearOVRFlag, 169
SSCGR, 225	SPI_CloseReception, 170
RCC_SSCGR Bit Position Definitions, 123	SPI_CloseTransmission, 170
RCC_SSCGR_INCSTEP, 123	
RCC_SSCGR_MODPER, 123	SPI_Delnit, 170
RCC_SSCGR_SPREADSEL, 123	SPI_GetFlagStatus, 171
RCC_SSCGR_SSCGEN, 124	SPI_Init, 171
RCC_SSCGR_INCSTEP	SPI_IRQHandling, 171
RCC_SSCGR Bit Position Definitions, 123	SPI_IRQinterruptConfig, 171
RCC_SSCGR_MODPER	SPI_IRQperiorityConfig, 172
RCC_SSCGR Bit Position Definitions, 123	SPI_PeripheralClockControl, 172
RCC SSCGR SPREADSEL	SPI_PeripheralControl, 172
RCC SSCGR Bit Position Definitions, 123	SPI_ReceiveData, 173
RCC_SSCGR_SSCGEN	SPI_ReceiveDataIT, 173
RCC_SSCGR Bit Position Definitions, 124	SPI_SendData, 174
Register Addresses, 11	SPI_SendDataIT, 174
RESERVED1	SPI SSIConfig, 175
SYSCFG_RegDef_t, 230	SPI_SSOEConfig, 175
	SPI Application Events, 187
RESERVED2	SPI_EVENT_CRC_ERR, 187
SYSCFG_RegDef_t, 230	SPI EVENT OVR ERR, 187
RESET	SPI_EVENT_RX_CMPLT, 188
Generic Macros, 126	SPI_EVENT_TX_CMPLT, 188
Reset GPIOx Peripherals, 44	
Reset I2Cx Peripherals, 45	SPI Application States, 177
Reset Peripherals Macros, 44	SPI_BUSY_IN_RX, 178
Reset SPIx Peripherals, 46	SPI_BUSY_IN_TX, 178
Reset USARTx Peripherals, 46	SPI_DEVICE_MODE_MASTER, 178
ROM_BASEADDR	SPI_DEVICE_MODE_SLAVE, 178
Memory Base Addresses, 27	SPI_READY, 178
RTC_date_t, 225	SPI Bit Position Definitions, 50
date, 225	SPI Clock Phase Options, 183
day, 226	SPI_CPHA_HIGH, 184
• *	SPI_CPHA_LOW, 184

SPI Clock Polarity Options, 182	SPI4_BASEADDR
SPI_CPOL_HIGH, 183	Peripheral Base Addresses on APB2 Bus, 34
SPI_CPOL_LOW, 183	SPI_ApplicationEventCallback
SPI Communication CMDs, 188	SPI APIs, 169
CMD_ID_READ, 189	SPI_BUS_CONFIG_FULL_DUPLEX
CMD_LED_CTRL, 189	SPI ACK Control Options, 179
CMD_LED_READ, 189	SPI_BUS_CONFIG_HALF_DUPLEX
CMD_PRINT, 189	SPI ACK Control Options, 179
CMD_SENSOR_READ, 189	SPI_BUS_CONFIG_SIMPLEX_RX_ONLY
SPI Data Frame Format Options, 181	SPI ACK Control Options, 179
SPI_DFF_16BITS, 182	SPI_BusConfig
SPI_DFF_8BITS, 182	SPI Driver, 166
SPI Driver, 165	SPI_BUSY_FLAG
pRxBuffer, 166	SPI Status Flags, 186
pSPIx, 166	SPI_BUSY_IN_RX
pTxBuffer, 166	SPI Application States, 178
RxLen, 166	SPI_BUSY_IN_TX
RxState, 166	SPI Application States, 178
SPI_BusConfig, 166	SPI_CHSIDE_FLAG
SPI Config, 166	SPI Status Flags, 186
SPI_CPHA, 167	SPI_ClearOVRFlag
SPI_CPOL, 167	SPI APIs, 169
SPI_DeviceMode, 167	SPI_CloseReception
SPI DFF, 167	SPI APIs, 170
SPI_SclkSpeed, 167	SPI_CloseTransmission
SPI_SSM, 167	SPI APIs, 170
TxLen, 167	SPI_Config
TxState, 167	SPI Driver, 166
SPI Macros, 176	SPI_Config_t, 227
SPI Private Helper Functions, 212	SPI_CPHA
SPI Serial Clock Speed Options, 180	SPI Driver, 167
SPI_SCLK_SPEED_DIV128, 180	SPI_CPHA_HIGH
SPI_SCLK_SPEED_DIV16, 180	SPI Clock Phase Options, 184
SPI SCLK SPEED DIV2, 180	SPI_CPHA_LOW
SPI SCLK SPEED DIV256, 181	SPI Clock Phase Options, 184
SPI_SCLK_SPEED_DIV32, 181	SPI CPOL
SPI_SCLK_SPEED_DIV4, 181	SPI Driver, 167
SPI_SCLK_SPEED_DIV64, 181	SPI_CPOL_HIGH
SPI_SCLK_SPEED_DIV8, 181	SPI Clock Polarity Options, 183
SPI Slave Select Management Options, 184	SPI_CPOL_LOW
SPI_SSM_DI, 184	SPI Clock Polarity Options, 183
SPI_SSM_EN, 185	SPI_CR1 Bit Position Definitions, 51
SPI Status Flags, 185	SPI_CR1_BIDIMODE, 52
SPI_BUSY_FLAG, 186	SPI_CR1_BIDIOE, 52
SPI CHSIDE FLAG, 186	SPI_CR1_BR, 52
	SPI_CR1_CPHA, 52
SPI_CRCERR_FLAG, 186	SPI CR1 CPOL, 52
SPI_FRE_FLAG, 186	:
SPI_MODF_FLAG, 186	SPI_CR1_CRCEN, 52
SPI_OVR_FLAG, 186	SPI_CR1_CRCNEXT, 52
SPI_RXNE_FLAG, 186	SPI_CR1_DFF, 52
SPI_TXE_FLAG, 186	SPI_CR1_LSBFIRST, 53
SPI_UDR_FLAG, 187	SPI_CR1_MSTR, 53
SPI1_BASEADDR	SPI_CR1_RXONLY, 53
Peripheral Base Addresses on APB2 Bus, 34	SPI_CR1_SPE, 53
SPI2_BASEADDR	SPI_CR1_SSI, 53
Peripheral Base Addresses on APB1 Bus, 33	SPI_CR1_SSM, 53
SPI3_BASEADDR	SPI_CR1_BIDIMODE
Peripheral Base Addresses on APB1 Bus, 33	SPI_CR1 Bit Position Definitions, 52

SPI_CR1_BIDIOE	SPI_DFF
SPI_CR1 Bit Position Definitions, 52	SPI Driver, 167
SPI CR1 BR	SPI_DFF_16BITS
SPI_CR1 Bit Position Definitions, 52	SPI Data Frame Format Options, 182
SPI_CR1_CPHA	SPI_DFF_8BITS
SPI_CR1 Bit Position Definitions, 52	SPI Data Frame Format Options, 182
SPI_CR1_CPOL	SPI_EVENT_CRC_ERR
SPI_CR1 Bit Position Definitions, 52	SPI Application Events, 187
SPI_CR1_CRCEN	SPI_EVENT_OVR_ERR
SPI_CR1 Bit Position Definitions, 52	SPI Application Events, 187
SPI_CR1_CRCNEXT	SPI_EVENT_RX_CMPLT
SPI_CR1 Bit Position Definitions, 52	SPI Application Events, 188
SPI_CR1_DFF	SPI_EVENT_TX_CMPLT
SPI_CR1 Bit Position Definitions, 52	SPI Application Events, 188
SPI_CR1_LSBFIRST	SPI_FRE_FLAG
SPI_CR1 Bit Position Definitions, 53	SPI Status Flags, 186
SPI_CR1_MSTR	SPI_GetFlagStatus
SPI_CR1 Bit Position Definitions, 53	SPI APIs, 171
SPI_CR1_RXONLY	SPI_Handle_t, 228
SPI_CR1 Bit Position Definitions, 53	SPI_Init
SPI_CR1_SPE	SPI APIs, 171
SPI_CR1 Bit Position Definitions, 53	SPI_IRQHandling
SPI_CR1_SSI	SPI APIs, 171
SPI_CR1 Bit Position Definitions, 53	SPI_IRQinterruptConfig
SPI_CR1_SSM	SPI APIs, 171
SPI_CR1 Bit Position Definitions, 53	SPI_IRQperiorityConfig
SPI_CR2 Bit Position Definitions, 54	SPI APIs, 172
SPI_CR2_ERRIE, 54	SPI_MODF_FLAG
SPI_CR2_FRF, 54	SPI Status Flags, 186
SPI_CR2_RXDMAEN, 54	SPI_OVR_FLAG
SPI_CR2_RXNEIE, 55	SPI Status Flags, 186
SPI_CR2_SSOE, 55	SPI_PeripheralClockControl
SPI_CR2_TXDMAEN, 55	SPI APIs, 172
SPI_CR2_TXEIE, 55	SPI_PeripheralControl
SPI_CR2_ERRIE	SPI APIs, 172
SPI_CR2 Bit Position Definitions, 54	
	SPI_READY
SPI_CR2_FRF	SPI Application States, 178
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54	SPI Application States, 178 SPI_ReceiveData
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN	SPI Application States, 178 SPI_ReceiveData SPI APIs, 173
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54	SPI Application States, 178 SPI_ReceiveData SPI APIs, 173 SPI_ReceiveDataIT
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXNEIE	SPI Application States, 178 SPI_ReceiveData SPI APIs, 173 SPI_ReceiveDataIT SPI APIs, 173
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55 SPI_CR2_SSOE	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55 SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN	SPI Application States, 178 SPI_ReceiveData     SPI_APIs, 173 SPI_ReceiveDataIT     SPI APIs, 173 SPI_RegDef_t, 229 SPI_RXNE_FLAG     SPI Status Flags, 186 SPI_SCLK_SPEED_DIV128
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54 SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55 SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN	SPI Application States, 178 SPI_ReceiveData     SPI_APIs, 173 SPI_ReceiveDataIT     SPI APIs, 173 SPI_RegDef_t, 229 SPI_RXNE_FLAG     SPI Status Flags, 186 SPI_SCLK_SPEED_DIV128
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2 Bit Position Definitions, 55	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI Serial Clock Speed Options, 180
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2_BIT Position Definitions, 55  SPI_CR2_TXEIE	SPI Application States, 178  SPI_ReceiveData     SPI APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI SCLK_SPEED_DIV16
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2 Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2 Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55	SPI Application States, 178  SPI_ReceiveData     SPI APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV16     SPI Serial Clock Speed Options, 180
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2_Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV16     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2_Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG SPI_Status_Flags, 186	SPI Application States, 178  SPI_ReceiveData
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2_Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG SPI_Status Flags, 186  SPI_DeInit	SPI Application States, 178  SPI_ReceiveData     SPI_APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV16     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV256
SPI_CR2_FRF SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN SPI_CR2_Bit Position Definitions, 54  SPI_CR2_RXNEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG SPI_Status Flags, 186  SPI_DeInit SPI_APIs, 170	SPI Application States, 178  SPI_ReceiveData
SPI_CR2_FRF     SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN     SPI_CR2_Bit Position Definitions, 54  SPI_CR2_Bit Position Definitions, 54  SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN     SPI_CR2_TXDMAEN     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE     SPI_CR2_TXEIE     SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG     SPI_Status Flags, 186  SPI_DeInit     SPI_DEVICE_MODE_MASTER	SPI Application States, 178  SPI_ReceiveData
SPI_CR2_FRF     SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN     SPI_CR2_Bit Position Definitions, 54  SPI_CR2_RXNEIE     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE     SPI_CR2_TXEIE     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE     SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG     SPI_CRCERR_FLAG     SPI_Status Flags, 186  SPI_DeInit     SPI_DeInit     SPI_APIs, 170  SPI_DEVICE_MODE_MASTER     SPI_Application States, 178	SPI Application States, 178  SPI_ReceiveData     SPI APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV16     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV256     SPI Serial Clock Speed Options, 181  SPI_SCLK_SPEED_DIV32     SPI Serial Clock Speed Options, 181
SPI_CR2_FRF     SPI_CR2 Bit Position Definitions, 54  SPI_CR2_RXDMAEN     SPI_CR2_Bit Position Definitions, 54  SPI_CR2_Bit Position Definitions, 54  SPI_CR2_Bit Position Definitions, 55  SPI_CR2_SSOE     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXDMAEN     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE     SPI_CR2_Bit Position Definitions, 55  SPI_CR2_TXEIE     SPI_CR2_Bit Position Definitions, 55  SPI_CRCERR_FLAG     SPI_Status Flags, 186  SPI_Delnit     SPI_Delnit     SPI_APIs, 170  SPI_DEVICE_MODE_MASTER     SPI_DEVICE_MODE_SLAVE	SPI Application States, 178  SPI_ReceiveData     SPI APIs, 173  SPI_ReceiveDataIT     SPI APIs, 173  SPI_RegDef_t, 229  SPI_RXNE_FLAG     SPI Status Flags, 186  SPI_SCLK_SPEED_DIV128     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV16     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV2     SPI Serial Clock Speed Options, 180  SPI_SCLK_SPEED_DIV256     SPI Serial Clock Speed Options, 181  SPI_SCLK_SPEED_DIV32     SPI Serial Clock Speed Options, 181  SPI_SCLK_SPEED_DIV4

SPI_SCLK_SPEED_DIV8	Src/001led_Toggle.c, 276
SPI Serial Clock Speed Options, 181	Src/003led_Button_ext.c, 277
SPI_SclkSpeed	Src/004gpio_freq.c, 278
SPI Driver, 167	Src/005Button_interrupt.c, 279
SPI_SendData	Src/005Button_interrupt_ext.c, 280
SPI APIs, 174	Src/006spi_tx_tesing.c, 281
SPI SendDataIT	Src/007spi_txonly_arduino.c, 281
SPI APIs, 174	Src/008spi_cmd_handling.c, 282
SPI_SR Bit Position Definitions, 55	Src/009spi_message_rcv_it.c, 285
SPI_SR_BSY, 56	Src/010i2c_master_tx_testing.c, 286
SPI_SR_CHSIDE, 56	Src/011i2c_master_rx_testing.c, 287
SPI_SR_CRCERR, 56	Src/012i2c_master_rx_testingIT.c, 288
SPI_SR_FRE, 56	Src/013i2c_slave_tx_string.c, 289
SPI_SR_MODF, 56	Src/014i2c_slave_tx_string2.c, 290
SPI_SR_OVR, 57	Src/015uart_tx.c, 291
SPI_SR_RXNE, 57	Src/016uart_tx_it.c, 292
SPI_SR_TXE, 57	Src/syscalls.c, 293
SPI SR UDR, 57	Src/sysmem.c, 295
SPI_SR_BSY	SSCGR
SPI SR Bit Position Definitions, 56	RCC_RegDef_t, 225
SPI SR CHSIDE	STM32F407xx MCU Header File, 22
SPI_SR Bit Position Definitions, 56	stm32f407xx rcc driver.c
	RCC_GetPCLK1Value, 272
SPI_SR_CRCERR	
SPI_SR Bit Position Definitions, 56	RCC_GetPLLOutputClock 272
SPI_SR_FRE	RCC_GetPLLOutputClock, 273
SPI_SR Bit Position Definitions, 56	stm32f407xx_rcc_driver.h
SPI_SR_MODF	RCC_GetPCLK1Value, 261
SPI_SR Bit Position Definitions, 56	RCC_GetPCLK2Value, 261
SPI_SR_OVR	RCC_GetPLLOutputClock, 262
SPI_SR Bit Position Definitions, 57	SWIER
SPI_SR_RXNE	EXTI_RegDef_t, 214
SPI_SR Bit Position Definitions, 57	SYSCFG_BASEADDR
SPI_SR_TXE	Peripheral Base Addresses on APB2 Bus, 35
SPI_SR Bit Position Definitions, 57	SYSCFG_RegDef_t, 229
SPI_SR_UDR	CFGR, 230
SPI_SR Bit Position Definitions, 57	CMPCR, 230
SPI_SSIConfig	EXTICR, 230
SPI APIs, 175	MEMRMP, 230
SPI_SSM	PMC, 230
SPI Driver, 167	RESERVED1, 230
SPI_SSM_DI	RESERVED2, 230
SPI Slave Select Management Options, 184	sysmem.c
SPI_SSM_EN	_sbrk, 295
SPI Slave Select Management Options, 185	Time Fermate 10
SPI_SSOEConfig	Time Formats, 12
SPI APIs, 175	time_format
SPI_TXE_FLAG	RTC_time_t, 227
SPI Status Flags, 186	TRISE
SPI_UDR_FLAG	I2C_RegDef_t, 220
SPI Status Flags, 187	TxBusyState
SR1	USART_Handle_t, 233
I2C_RegDef_t, 220	TxLen
SR2	SPI Driver, 167
I2C_RegDef_t, 220	USART_Handle_t, 233
SRAM1_BASEADDR	TxState
Memory Base Addresses, 27	SPI Driver, 167
SRAM2_BASEADDR	UART4_BASEADDR
Memory Base Addresses, 27	Peripheral Base Addresses on APB1 Bus, 33
	,

UART5_BASEADDR	USART_STOPBITS_0_5, 206
Peripheral Base Addresses on APB1 Bus, 33	USART_STOPBITS_1, 206
USART APIs, 192	USART_STOPBITS_1_5, 206
USART_ApplicationEventCallback, 193	USART_STOPBITS_2, 206
USART_ClearEventErrFlag, 194	USART Transmission Modes, 202
USART_ClearFlag, 195	USART_MODE_ONLY_RX, 202
USART_CloseReception, 195	USART_MODE_ONLY_TX, 202
USART_CloseTransmission, 195	USART_MODE_TXRX, 202
USART_Delnit, 195	USART Word Lengths, 204
USART_GetFlagStatus, 196	USART_WORDLEN_8BITS, 205
USART_Init, 196	USART WORDLEN 9BITS, 205
USART_IRQHandling, 196	USART1_BASEADDR
USART_IRQInterruptConfig, 197	Peripheral Base Addresses on APB2 Bus, 35
USART_IRQPriorityConfig, 197	USART2_BASEADDR
USART_PeripheralClockControl, 197	Peripheral Base Addresses on APB1 Bus, 33
USART_PeripheralControl, 198	USART3 BASEADDR
USART_ReceiveData, 198	Peripheral Base Addresses on APB1 Bus, 33
USART_ReceiveDataIT, 198	USART6 BASEADDR
USART_SendData, 199	Peripheral Base Addresses on APB2 Bus, 35
USART SendDataIT, 199	USART_ApplicationEventCallback
USART_SetBaudRate, 199	USART APIs, 193
USART Application Events, 210	USART_Baud
USART_ERR_FE, 211	USART_Config_t, 231
USART_ERR_NE, 211	USART_BRR Bit Position Definitions, 76
USART_ERR_ORE, 211	USART_BRR_DIV_FRACTION, 76
USART_EVENT_CTS, 211	USART_BRR_DIV_MANTISSA, 76
USART_EVENT_IDLE, 211	USART_BRR_DIV_FRACTION
USART_EVENT_PE, 212	USART_BRR Bit Position Definitions, 76
USART_EVENT_RX_CMPLT, 212	USART_BRR_DIV_MANTISSA
USART_EVENT_TX_CMPLT, 212	USART_BRR Bit Position Definitions, 76
USART Application States, 209	USART_BUSY_IN_RX
USART_BUSY_IN_RX, 210	USART Application States, 210
USART_BUSY_IN_TX, 210	USART_BUSY_IN_TX
USART_READY, 210	USART Application States, 210
USART Baud Rates, 203	USART_ClearEventErrFlag
USART Bit Position Definitions, 72	USART APIs, 194
USART Driver, 192	USART_ClearFlag
USART Hardware Flow Control, 206	USART APIs, 195
USART_HW_FLOW_CTRL_CTS, 207	USART_CloseReception
USART HW FLOW CTRL CTS RTS, 207	USART APIs, 195
USART_HW_FLOW_CTRL_NONE, 207	USART_CloseTransmission
USART HW FLOW CTRL RTS, 207	USART APIs, 195
USART Macros, 200	USART_Config
USART Parity Control, 203	USART Handle t, 234
USART_PARITY_DISABLE, 204	USART_Config_t, 231
USART_PARITY_EN_EVEN, 204	USART_Baud, 231
USART PARITY EN ODD, 204	USART_HWFlowControl, 231
USART Private Helper Functions, 212	USART Mode, 231
USART Status Flags, 208	USART_NoOfStopBits, 231
USART_FLAG_FE, 208	USART_ParityControl, 231
USART_FLAG_IDLE, 208	USART WordLength, 232
USART FLAG NE, 208	USART CR1 Bit Position Definitions, 77
USART FLAG ORE, 209	USART CR1 IDLEIE, 77
USART FLAG PE, 209	USART CR1 M, 77
USART FLAG RXNE, 209	USART CR1 OVER8, 78
USART FLAG TC, 209	USART CR1 PCE, 78
USART FLAG TXE, 209	USART CR1 PEIE, 78
USART Stop Bits, 205	USART CR1 PS, 78
=   / - <del></del>	· · <del>-</del> · · <del>-</del>

USART_CR1_RE, 78	USART_CR2 Bit Position Definitions, 80
USART_CR1_RWU, 78	USART_CR2_LBDIE
USART_CR1_RXNEIE, 78	USART_CR2 Bit Position Definitions, 81
USART_CR1_SBK, 78	USART_CR2_LBDL
USART_CR1_TCIE, 79	USART_CR2 Bit Position Definitions, 81
USART_CR1_TE, 79	USART_CR2_LINEN
USART_CR1_TXEIE, 79	USART_CR2 Bit Position Definitions, 81
USART_CR1_UE, 79	USART_CR2_STOP
USART_CR1_WAKE, 79	USART_CR2 Bit Position Definitions, 81
USART_CR1_IDLEIE	USART_CR3 Bit Position Definitions, 81
USART CR1 Bit Position Definitions, 77	USART_CR3_CTSE, 82
USART_CR1_M	USART CR3 CTSIE, 82
USART_CR1 Bit Position Definitions, 77	USART_CR3_DMAR, 82
USART_CR1_OVER8	USART_CR3_DMAT, 82
USART_CR1 Bit Position Definitions, 78	USART_CR3_EIE, 82
USART_CR1_PCE	USART_CR3_HDSEL, 83
USART CR1 Bit Position Definitions, 78	USART_CR3_IREN, 83
USART_CR1_PEIE	USART_CR3_IRLP, 83
USART_CR1 Bit Position Definitions, 78	USART_CR3_NACK, 83
USART CR1 PS	USART CR3 ONEBIT, 83
USART CR1 Bit Position Definitions, 78	USART_CR3_RTSE, 83
USART CR1 RE	USART_CR3_SCEN, 83
USART_CR1 Bit Position Definitions, 78	USART CR3 CTSE
USART CR1 RWU	USART CR3 Bit Position Definitions, 82
USART_CR1 Bit Position Definitions, 78	USART_CR3_CTSIE
USART CR1 RXNEIE	USART_CR3 Bit Position Definitions, 82
USART_CR1 Bit Position Definitions, 78	USART_CR3_DMAR
USART CR1 SBK	USART_CR3 Bit Position Definitions, 82
USART_CR1 Bit Position Definitions, 78	USART CR3 DMAT
USART CR1 TCIE	USART_CR3 Bit Position Definitions, 82
USART_CR1 Bit Position Definitions, 79	USART_CR3_EIE
USART_CR1_TE	USART_CR3 Bit Position Definitions, 82
USART_CR1 Bit Position Definitions, 79	USART_CR3_HDSEL
USART CR1 TXEIE	USART_CR3 Bit Position Definitions, 83
USART_CR1 Bit Position Definitions, 79	USART_CR3_IREN
USART CR1 UE	USART CR3 Bit Position Definitions, 83
USART_CR1 Bit Position Definitions, 79	USART CR3 IRLP
USART_CR1_WAKE	USART_CR3 Bit Position Definitions, 83
USART_CR1 Bit Position Definitions, 79	USART_CR3_NACK
USART CR2 Bit Position Definitions, 79	USART CR3 Bit Position Definitions, 83
USART_CR2_ADD, 80	USART_CR3_ONEBIT
USART_CR2_CLKEN, 80	USART_CR3 Bit Position Definitions, 83
USART_CR2_CPHA, 80	USART_CR3_RTSE
USART_CR2_CPOL, 80	USART_CR3 Bit Position Definitions, 83
USART_CR2_LBCL, 80	USART_CR3_SCEN
USART_CR2_LBDIE, 81	USART CR3 Bit Position Definitions, 83
USART_CR2_LBDL, 81	USART Delnit
USART_CR2_LINEN, 81	USART APIs, 195
USART_CR2_STOP, 81	USART_DR Bit Position Definitions, 75
USART_CR2_ADD	USART_DR_DR, 75
USART_CR2 Bit Position Definitions, 80	USART_DR_DR
USART_CR2_CLKEN	USART_DR Bit Position Definitions, 75
USART_CR2 Bit Position Definitions, 80	USART_ERR_FE
USART_CR2_CPHA	USART Application Events, 211
USART_CR2 Bit Position Definitions, 80	USART_ERR_NE
USART_CR2_CPOL	USART Application Events, 211
USART_CR2 Bit Position Definitions, 80	USART_ERR_ORE
USART CR2 LBCL	USART Application Events, 211
	Co rippiloation Evolito, El I

USART_EVENT_CTS	USART_IRQInterruptConfig
USART Application Events, 211	USART APIs, 197
USART_EVENT_IDLE	USART_IRQPriorityConfig
USART Application Events, 211	USART APIs, 197
USART EVENT PE	USART_Mode
USART Application Events, 212	USART Config t, 231
USART EVENT RX CMPLT	USART_MODE_ONLY_RX
USART Application Events, 212	USART Transmission Modes, 202
USART EVENT TX CMPLT	USART_MODE_ONLY_TX
USART Application Events, 212	USART Transmission Modes, 202
USART FLAG FE	USART_MODE_TXRX
USART Status Flags, 208	USART Transmission Modes, 202
USART_FLAG_IDLE	USART_NoOfStopBits
USART Status Flags, 208	USART_Config_t, 231
USART_FLAG_NE	USART_PARITY_DISABLE
USART Status Flags, 208	USART Parity Control, 204
	USART_PARITY_EN_EVEN
USART_FLAG_ORE	
USART Status Flags, 209	USART Parity Control, 204
USART_FLAG_PE	USART_PARITY_EN_ODD
USART Status Flags, 209	USART Parity Control, 204
USART_FLAG_RXNE	USART_ParityControl
USART Status Flags, 209	USART_Config_t, 231
USART_FLAG_TC	USART_PeripheralClockControl
USART Status Flags, 209	USART APIs, 197
USART_FLAG_TXE	USART_PeripheralControl
USART Status Flags, 209	USART APIs, 198
USART_GetFlagStatus	USART_READY
USART APIs, 196	USART Application States, 210
USART_GTPR Bit Position Definitions, 84	USART_ReceiveData
USART_GTPR_GT, 84	USART APIs, 198
USART_GTPR_PSC, 84	USART_ReceiveDataIT
USART_GTPR_GT	USART APIs, 198
USART_GTPR Bit Position Definitions, 84	USART_RegDef_t, 234
USART_GTPR_PSC	USART_SendData
USART_GTPR Bit Position Definitions, 84	USART APIs, 199
USART Handle t, 232	USART SendDataIT
pRxBuffer, 233	USART APIs, 199
pTxBuffer, 233	USART_SetBaudRate
pUSARTx, 233	USART APIs, 199
RxBusyState, 233	USART_SR Bit Position Definitions, 73
RxLen, 233	USART_SR_CTS, 73
TxBusyState, 233	USART_SR_FE, 73
TxLen, 233	USART_SR_IDLE, 74
USART_Config, 234	USART_SR_LBD, 74
USART_HW_FLOW_CTRL_CTS	USART_SR_NF, 74
USART Hardware Flow Control, 207	USART_SR_ORE, 74
USART_HW_FLOW_CTRL_CTS_RTS	USART_SR_PE, 74
USART Hardware Flow Control, 207	USART_SR_RXNE, 74
USART_HW_FLOW_CTRL_NONE	USART_SR_TC, 74
USART Hardware Flow Control, 207	USART_SR_TXE, 74
USART_HW_FLOW_CTRL_RTS	USART_SR_CTS
USART Hardware Flow Control, 207	USART_SR Bit Position Definitions, 73
USART_HWFlowControl	USART_SR_FE
USART_Config_t, 231	USART_SR Bit Position Definitions, 73
USART_Init	USART_SR_IDLE
USART APIs, 196	USART_SR Bit Position Definitions, 74
USART_IRQHandling	USART_SR_LBD
USART APIs, 196	USART_SR Bit Position Definitions, 74

```
USART_SR_NF
    USART_SR Bit Position Definitions, 74
USART_SR_ORE
    USART_SR Bit Position Definitions, 74
USART_SR_PE
    USART SR Bit Position Definitions, 74
USART_SR_RXNE
    USART_SR Bit Position Definitions, 74
USART SR TC
    USART_SR Bit Position Definitions, 74
USART_SR_TXE
    USART_SR Bit Position Definitions, 74
USART_STOPBITS_0_5
    USART Stop Bits, 206
USART_STOPBITS_1
    USART Stop Bits, 206
USART STOPBITS 1 5
    USART Stop Bits, 206
USART_STOPBITS_2
    USART Stop Bits, 206
USART WORDLEN 8BITS
    USART Word Lengths, 205
USART_WORDLEN_9BITS
    USART Word Lengths, 205
USART_WordLength
    USART_Config_t, 232
year
    RTC_date_t, 226
```