


WEBENCH® Design Report

VinMin = 3.0V VinMax = 5.0V Vout = 5.0V Iout = 2.0A Device = TPS61288RQQR Topology = Boost Created = 2021-05-06 16:22:36.405 BOM Cost = \$2.90 BOM Count = 14 Total Pd = 0.43W

Design: 19 TPS61288RQQR TPS61288RQQR 3V-5V to 5.00V @ 2A





Vout = 5.0V


### **Electrical BOM**


Name	Manufacturer	urer Part Number Properties		Qty	Price	rice Footprint	
Cbst	MuRata	GRM155R71A104KA01D Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 10.0 V IRMS= 0.0 A	1	\$0.01	0402 3 mm <sup>2</sup>	
Ccomp	MuRata	GRM033R60J473KE19D Series= X5R	Cap= 47.0 nF ESR= 1.0 mOhm VDC= 6.3 V IRMS= 0.0 A	1	\$0.01	0201 2 mm <sup>2</sup>	
Ccomp2	Samsung Electro- Mechanics	CL21C620JBANNNC Series= C0G/NP0	Cap= 62.0 pF VDC= 50.0 V IRMS= 0.0 A	1	\$0.01	0805 7 mm <sup>2</sup>	
Cin	Kemet	C0805C106K8PACTU Series= X5R	Cap= 10.0 uF ESR= 3.0 mOhm VDC= 10.0 V IRMS= 11.43 A	1	\$0.03	0805 7 mm <sup>2</sup>	
Cinx	MuRata	GRM188R71H104KA93D Series= X7R	Cap= 100.0 nF ESR= 20.0 mOhm VDC= 50.0 V IRMS= 3.8 A	1	\$0.02	0603 5 mm <sup>2</sup>	
Cout	MuRata	GRM21BR61A226ME44L Series= X5R	Cap= 22.0 uF ESR= 3.0 mOhm VDC= 10.0 V IRMS= 3.84 A	3	\$0.13	0805 7 mm <sup>2</sup>	
Cvcc	Kemet	C0603C225K8PACTU Series= X5R	Cap= 2.2 uF ESR= 1.0 mOhm VDC= 10.0 V IRMS= 0.0 A	1	\$0.04	0603 5 mm <sup>2</sup>	
L1	Coilcraft	SER1052-322MLB	L= 3.2 μH 5.4 mOhm	1	\$0.95		


Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Rcomp	Vishay-Dale	CRCW040219K6FKED Series= CRCWe3	Res= 19.6 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
Rfbb	Vishay-Dale	CRCW040248K7FKED Series= CRCWe3	Res= 48.7 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
Rfbt	Vishay-Dale	CRCW0402357KFKED Series= CRCWe3	Res= 357.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
U1	Texas Instruments	TPS61288RQQR	Switcher	1	\$1.41	ROO0011A-MFG 9 mm²











# **Operating Values**

	3			
#	Name	Value	Category	Description
1.	Cin ESR	3.0 mOhm	Capacitor	Cin Capacitor ESR
2.	Cin IRMS	215.814 mA	Capacitor	Input capacitor RMS ripple current
3.	Cin Pd	139.73 μW	Capacitor	Input capacitor power dissipation
4.	Cinx ESR	20.0 mOhm	Capacitor	Cin Capacitor ESR
5.	Cinx IRMS	2.483 mA	Capacitor	Bulk capacitor RMS ripple current
6.	Cinx Pd	123.29 nW	Capacitor	Bulk capacitor power dissipation
7.	Cout ESR	1.0 mOhm	Capacitor	Cout Capacitor ESR
8.	IC lpk	3.774 A	IC	Peak switch current in IC
9.	IC Pd	362.22 mW	IC	IC power dissipation
10.	IC Tj	42.171 degC	IC	IC junction temperature
11.	IC Tolerance	12.0 mV	IC	IC Feedback Tolerance
12.	ICThetaJA Effective	33.6 degC/W	IC	Effective IC Junction-to-Ambient Thermal Resistance
13.	lin Avg	3.476 A	IC	Average input current
14.	Ipp percentage	21.755 %	Inductor	Inductor ripple current percentage (with respect to average inductor current)
15.	L lpp	756.2 mA	Inductor	Peak-to-peak inductor ripple current
16.	L Pd	62.521 mW	Inductor	Inductor power dissipation
17.	L1 DCR	5.4 mOhm	Inductor	L1 DCR
18.	L1 Irms	3.403 A	Inductor	Inductor ripple current
19.	Cin Pd	139.73 μW	Power	Input capacitor power dissipation
20.	Cinx Pd	123.29 nW	Power	Bulk capacitor power dissipation
21.	IC Pd	362.22 mW	Power	IC power dissipation
22.	L Pd	62.521 mW	Power	Inductor power dissipation
23.	Total Pd	427.744 mW	Power	Total Power Dissipation
24.	BOM Count	14	System Information	Total Design BOM count
25.	Cross Freq	17.953 kHz	System Information	Bode plot crossover frequency
26.	Duty Cycle	41.101 %	System Information	Duty cycle
27.	Efficiency	95.898 %	System Information	Steady state efficiency
28.	FootPrint	225.0 mm <sup>2</sup>	System Information	Total Foot Print Area of BOM components
29.	Frequency	500.0 kHz	System Information	Switching frequency
30.	Gain Marg	-7.535 dB	System Information	Bode Plot Gain Margin
31.	lout	2.0 A	System Information	lout operating point
32.	lout transient step used for Cout calculations	11.0 A	System Information	Custom Transient current step requirement that was used for Cout selection (A).
33.	Low Freq Gain	57.893 dB	System Information	Gain at 1Hz
34.	Mode	CCM	System Information	Conduction Mode
35.	Overshoot Value	13.433 mV	System Information	Theoretical Vout Overshoot Value
36.	Phase Marg	61.746 deg	System Information	Bode Plot Phase Margin
37.	Pout	10.0 W	System Information	Total output power

ш	Name	Malue	Osts mam.	December
#	Name	Value	Category	Description
38.	Total BOM	\$2.9	System	Total BOM Cost
			Information	
39.	Undershoot Value	19.548 mV	System	Theoretical Vout Undershoot Value
			Information	
40.	Vin	3.0 V	System	Vin operating point
			Information	,
41.	Vin p-p	21.478 mV	System	Peak-to-peak input voltage
	• •		Information	
42.	Vout	4.998 V	System	Operational Output Voltage
			Information	operation of a part of an age
43.	Vout Actual	4.998 V	System	Vout Actual calculated based on selected voltage divider resistors
	rout riotaa.		Information	rout riotaal calculated sacca on colocica rollage arriad rociolos
44.	Vout Ripple	1.0 %	System	Custom maximum output ripple requirement that was used for Cout
	requirement used for	1.0 70	Information	selection(% of Vout).
	Cout calculations		mormation	scientification voice.
45.	Vout Tolerance	3.813 %	System	Vout Tolerance based on IC Tolerance (no load) and voltage divider
45.	vout rolerance	3.613 /6	Information	` ,
40	Vant m. m.	40.400\/		resistors if applicable
46.	Vout p-p	43.189 mV	System	Peak-to-peak output ripple voltage
			Information	
47.	Vout transient	3.0 %	System	Custom Transient voltage change requirement that was used for Cout
	requirement used for		Information	selection (% of Vout).
	Cout calculations			

### **Design Inputs**

	Name	Value	Description
_	lout	2.0	Maximum Output Current
	VinMax	5.0	Maximum input voltage
	VinMin	3.0	Minimum input voltage
	Vout	5.0	Output Voltage
	base_pn	TPS61288	Base Product Number
	source	DC	Input Source Type
	Та	30.0	Ambient temperature

## WEBENCH® Assembly

#### Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of Cin and Cout, and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

#### Soldering Component to Board

If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab town to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

#### Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 3.0V and set the input supply's current limit to zero. With the input supply off connect up the input supply to Vin and GND. Connect a digital volt meter and a load if needed to set the minimum lout of the design from Vout and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

#### **Load Testing**

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between Vin and GND, a load is connected between Vout and GND and a current meter is connected in series between Vout and the load. The load must be able to handle at least rated output power + 50% (7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



#### **Design Assistance**

- 1. Master key: 3772F8B254884A20[v1]
- 2. TPS61288 Product Folder: https://www.ti.com/product/TPS61288: contains the data sheet and other resources.

#### Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.