VHDL

Lab1

Name	Group
Mohamed Mabrouk Saad Dawod	2


1. Behavioral:

a. Code:

```
LIBRARY IEEE;
LIBRARY WORK;
LIBRARY std;
USE IEEE.STD_LOGIC_1164.ALL;
USE ieee.numeric_bit.ALL;
USE IEEE.std_logic_arith.all;
USE IEEE.numeric std.all;
USE IEEE.std_logic_signed.all;
entity ADD_SUB is
  port (
    A, B: in std_logic_vector (3 DOWNTO 0);
                 M: in std logic;
    S: out std_logic_vector (3 downto 0);
    Cout: out std logic
  );
end entity;
architecture behav of ADD_SUB is
begin
  process (A,B,M)
        variable result : std_logic_vector (4 downto 0);
  begin
                         if (M = '0') then
      result := ('0' \& A) + ('0' \& B);
```

```
S \mathrel{<=} result \ (3 \ downto \ 0); Cout \mathrel{<=} result \ (4); else result := ('0' \& A) - ('0' \& B); S \mathrel{<=} result \ (3 \ downto \ 0); Cout \mathrel{<=} result \ (4); end \ if; end \ process; end \ architecture;
```

b. Sim:




2. Dataflow:

a. Code:

```
LIBRARY IEEE:
LIBRARY WORK;
LIBRARY std;
USE IEEE.STD LOGIC 1164.ALL;
USE ieee.numeric bit.ALL;
USE IEEE.std logic arith.all;
USE IEEE.numeric std.all;
USE IEEE.std_logic_signed.all;
entity SUB ADD data flow is
  port (
    A, B: in std_logic_vector(3 downto 0);
    M: in std logic;
    S: out std logic vector(3 downto 0);
    Cout: out std_logic
  );
end entity;
architecture data_flow of SUB_ADD_data_flow is
                 signal result : std logic vector (4 downto 0);
begin
  result \leq ('0' & A) + ('0' & B) when (M = '0') else ('0' & A) - ('0' & B);
         S \le result (3 downto 0);
         Cout \le result (4);
end architecture;
```

b. Sim:




3. Structural:

a. Code:

```
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for half adder
entity HALF_ADDER is
  port (
    A, B: in bit;
    Sum: out bit;
    Cout: out bit
  );
end entity;
architecture behavior of HALF_ADDER is
begin
  Sum \leq A xor B;
  Cout \leq A and B;
end architecture;
-- Entity of FULL ADDER
entity FULL_ADD_1bit is
  port (
    A, B, Cin: in bit;
    Sum, Cout: out bit
  );
end entity;
architecture structural of FULL ADD 1bit is
  component HALF_ADDER
    port (
       A, B : in bit;
       Sum, Cout: out bit
    );
  end component;
  signal S1, C1, S2: bit;
begin
  HALF\_ADDER\_1: HALF\_ADDER  port map (A \Rightarrow A, B \Rightarrow B, Sum \Rightarrow S1, Cout \Rightarrow C1);
  HALF ADDER 2: HALF ADDER port map (A => S1, B => Cin, Sum => Sum, Cout => S2);
  Cout \leq= C1 or S2;
end architecture;
--Entity of ADDER/SUBTRACTOR
entity SUB ADD struct is
  port (
```

```
A, B: in bit vector (3 downto 0);
    M: in bit;
    S: out bit_vector(3 downto 0);
    Cout: out bit
  );
end entity;
architecture structural of SUB_ADD_struct is
  component FULL ADD 1bit is
    port (
       A, B, Cin: in bit;
       Sum, Cout: out bit
    );
  end component;
  signal C: bit_vector(3 downto 0);
begin
  FA0: FULL ADD 1bit port map (A(0), B(0), M, S(0), C(0));
  FA1: FULL_ADD_1bit port map (A(1), B(1), C(0), S(1), C(1));
  FA2: FULL_ADD_1bit port map (A(2), B(2), C(1), S(2), C(2));
  FA3: FULL_ADD_1bit port map (A(3), B(3), C(2), S(3), Cout);
end architecture;
```

b. <u>Sim:</u>




4. Testbench:

a. Code:

```
LIBRARY IEEE;
LIBRARY WORK;
LIBRARY std;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_BIT.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD_LOGIC_SIGNED.ALL;
USE STD.TEXTIO.ALL;
entity ADD SUB TB is
end entity;
architecture tb_arch of ADD_SUB_TB is
  component ADD SUB is
    port (
      A, B: in std_logic_vector (3 DOWNTO 0);
      M: in std_logic;
       S: out std logic vector (3 downto 0);
      Cout: out std logic
    );
  end component;
        --test bench signals
  signal A, B: std_logic_vector(3 downto 0);
  signal M: std logic;
  signal S: std_logic_vector(3 downto 0);
  signal Cout: std logic;
  constant clock period: time := 10 ns;
begin
  --entity instantiation
  uut: ADD SUB
    port map (
      A => A,
      B \Rightarrow B,
      M \Rightarrow M
      S \Rightarrow S,
       Cout => Cout
    );
  stim_proc: process
        file input: text open read mode is ("E:\Verilog\Quartus\VHDL\inputs.txt");
```

```
file output: text open read mode is ("E:\Verilog\Quartus\VHDL\outputs.txt");
         variable in 1,out 1: line;
         variable delay: time;
         VARIABLE s: string (1 TO 51);
         variable A_f,B_f : std_logic_vector (3 downto 0);
         variable M f: std logic;
         variable S f: std logic vector (3 downto 0);
         variable Cout_f : std_logic;
  begin
                   A <= "0000"; B <= "0000"; M <= '0'; wait for clock_period;
     while not endfile (input) loop
                   readline (input, in 1);
                   read (in_l,A_f);
                   read (in 1,B f);
                   read (in 1,M f);
                   A \le A f; B \le B f; M \le M f; wait for clock period;
                   --S f := S;
                                                        commented lines (71/72/86/94) gives an
error (don't know why)
                   --Cout f := Cout;
                   write (out 1,string'("in1="));
                   write (out 1, A f);
                   write (out 1,string'("in2="));
                   write (out_l, B_f);
                   write (out 1,string'("in3="));
                   write (out 1, M f);
                   write (out l,string'("Time="));
                   write (out 1, NOW);
                   --writeline (output, out_l);
                   write (out l,string'("out="));
                   write (out 1, S f);
                   write (out_l,string'("out= "));
                   write (out 1, Cout f);
                   --writeline (output, out_l);
                   wait for clock period;
                   end loop;
     wait;
  end process;
end architecture;
```

b. Sim:



c. Content of input file:

