


TEAM 13




Mohamed Dawod
Nour Hussien
Mariam




SINGLE CYCLE RISC-V

IMPLEMENTATION



01

OVERVIEW



- **Design and implement a single-cycle RISC-V processor using Verilog.**
- **Integrate the processor with the cache system.**

AGENDA



- **Supported Instructions.**
- **Design Architecture.**
- **Simulation Results.**
- **Integration With Caching System.**
- **Future Work.**




Supported Instructions


R-TYPE	ADD, SUB, AND, OR
I-TYPE	ADDI, ADI, ORI, LW, JALR
B-TYPE	BEQ, BNE
J-TYPE	JAL
S-TYPE	SW

31:25		24:20	19:15	14:12	11:7	6:0	
funct7		rs2	rs1	funct3	rd	op	R-Type
imm _{11:0}			rs1	funct3	rd	op	I-Type
imm _{11:5}		rs2	rs1	funct3	imm _{4:0}	op	S-Type
imm _{12,10:5}		rs2	rs1	funct3	imm _{4:1,11}	op	B-Type
imm _{31:12}					rd	op	U-Type
imm _{20,10:1,11,19:12}					rd	op	J-Type
fs3	funct2	fs2	fs1	funct3	fd	op	R4-Type
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	



Design Architecture








Simulation Results

SIM RESULTS



1 - ADDI X2 X0 5

X2 = 5

2 - ADDI X3 X0 12

X3 = 12

3 - ADDI X7 X3 -9

X7 = 3

4 - OR X4 X7 X2

X4 = 7


5 - AND X5 X3 X4

X5 = 4

6 - ADD X5 X5 X4

X5 = 11

SIM RESULTS



1 - BEQ X5 X7 48


NOT TAKEN

2 - SLT X4 X3 X4

X4 = 0

3 - BEQ X4 X0 8


TAKEN



1 - BNQ X5 X7 48



TAKEN

SIM RESULTS



JAL X3 8


X3 = 68



JALR X1 X0 0

X1 = 28

SIM RESULTS





SW X7 84(X3)


X7 = 7 , X3 = 12

LW X2 96(X0)


X2 = 7

INTEGRATION WITH CACHING SYSTEM






BLOCK DIAGRAM



STATE DIAGRAM





SIM RESULTS

1-ADDI X1, X0, 50
2-ADDI X2, X0, 54
3-ADDI X3, X0, 20

4-SW X3, 0(X3)
5-SW X1, 4(X3)
6-SW X2, 8(X3)

7-LW X1, 0(X3)
8-LW X2, 4(X3)

9-SW X2, 0(X3)
10-LW X1, 0(X3)





Future Work

FUTURE WORK



**Specific
Instructions**



**High Performance
Memory system**



**Final Chip
Product**



QUESTIONS?

**IT IS NOT THE END.
IT IS THE BEGINNING.**

