
#### TEAM 13



Mohamed Dawod
Nour Hussien
Mariam



## SINGLE CYCLE RISC-V

**IMPLEMENTATION** 

#### OVERVIEW




• Integrate the processor with the cache system.





#### AGENDA


- Supported Instructions.
- Design Architecture.
- Simulation Results.
- Integration With Caching System.
- Future Work.




R-TYPE	ADD, SUB, AND, OR				
I-TYPE	ADDI, ADI, ORI, LW, JALR				
B-TYPE	BEQ, BNE				
J-TYPE	JAL				
S-TYPE	sw				

31	:25	24:20	19:15	14:12	11:7	6:0	<u>53</u>
fur	nct7	rs2	rs1	funct3	rd	op	R-Type
imm₁	1:0		rs1	funct3	rd	op	I-Type
imm <sub>1</sub>	1:5	rs2	rs1	funct3	imm <sub>4:0</sub>	op	S-Type
imm₁	2,10:5	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	B-Type
imm <sub>31:12</sub>				rd	ор	U-Type	
imm <sub>20,10:1,11,19:12</sub>				rd	op	J-Type	
fs3	funct2	fs2	fs1	funct3	fd	op	R4-Type
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

# Design Architecture





# Simulation Results

					<u>//</u>		
<b>⇔</b> clk	1						
⊕ ◆ PC	0	0	(4	χ8	(12	( 16	(20
<b>I</b> nstr	00500113	00 00113	∑00c00	193 (ff7183	93 (0023e	233 (0041f2t	3 (004282b;
— ALU ——————————————————————————————————	000	000			(011	(010	(000
■-  ALUResult	5	5	(12	(3	(7	(4	(11
<b>≖</b> - <b>∜</b> SrcA	0	0		(12	(3	12	(4
<b>■</b>	5	5	(12	(-9	(5	(7	=
◆ ALUSrc	1				$\neg \dashv$		
<b>±</b> - <b>4</b> RD2	x				- (5	(7	
<b>∓</b> -  ✓ ImmExt	5	5	12	(-9	(2	(4	_
— REGISTER_FILE ———	0			(3	7,7	Хз	), 5
<b>E</b> - <b>4</b> RD1	0	0		(12	(3	(12	(4
<b>-</b> 4 A2	5	5	12	(-9	(2	(4	
<b></b> RD2	x				(5	(7	
RegWrite	1						
<b>-</b>	2	2	(3	(7	(4	(5	
<b>-</b>	5	5	12	(3	7	(4	(11

1 - ADDI X2 X0 5

X2 = 5

2 - ADDI X3 X0 12

X3 = 12

3 - ADDI X7 X3 -9

X7 = 3

4 - OR X4 X7 X2


X4 = 7

5 - AND X5 X3 X4

**X5 = 4** 

6 - ADD X5 X5 X4

X5 = 11



1 - BEQ X5 X7 48


**NOT TAKEN** 

2 - SLT X4 X3 X4

X4 = 0


3 - BEQ X4 X0 8


**TAKEN** 



1 - BNQ X5 X7 48

**TAKEN** 






JAL X3 8

X3 = 68

JALR X1 X0 O

X1 = 28




SW X7 84[X3]

X7 = 7 , X3 = 12


**LW X2 96(X0)** 

X2 = 7


### INTEGRATION WITH CACHING SYSTEM



#### BLOCK DIAGRAM



#### STATE DIAGRAM





1-ADDI X1, X0, 50 2-ADDI X2, X0, 54 7-LW X1, O(X3) 8-LW X2, 4(X3)


3-ADDI X3, X0, 20

9-SW X2, O(X3) 10-LW X1, O(X3)

4-SW X3, O(X3) 5-SW X1, 4(X3) 6-SW X2, 8(X3)







#### FUTURE WORK



Specific Instructions



High Performance Memory system



Final Chip Product

#### QUESTIONS?

### ITIS NOT THE END. ITIS THE BEGINNING.