


MOHAMED IBRAHIM GAD SAD

محمد ابراهيم جاد سعد 18011334



Second year communication lab 3

LAB 3 .VHDL

Components and packages

Problem 1 : 16-1 mux using 5 4-1 mux

Code of component :

```
library ieee;
use ieee.std_logic_1164.all;

entity mux4to1 is
port (x : in std_logic_vector(3 downto 0);
s : in std_logic_vector(1 downto 0 );
f:out std_logic);
end entity ;

architecture mux_arc of mux4to1 is
begin
with s select
f<= x(0)when "00",
      x(1)when "01",
      x(2)when "10",
      x(3)when others ;
end mux_arc ;
```

Code : of project

```
library ieee ;
use ieee.std_logic_1164.all;

entity mux16to1 is
port (x: in std_logic_vector(15 downto 0);
      s:in std_logic_vector(3 downto 0);
      f: out std_logic);

end entity ;

architecture mux_arc_ex of mux16to1 is
component mux4to1 is
port (x: in std_logic_vector(3 downto 0 );
      s: in std_logic_vector(1 downto 0);
      f : out std_logic);

end component ;

signal m :std_logic_vector(3 downto 0 );
begin
mux0:mux4to1 port map (x(3 downto 0 ),s(1 downto 0),m(0));
mux1:mux4to1 port map (x(7 downto 4 ),s(1 downto 0),m(1));
mux2:mux4to1 port map (x(11 downto 8 ),s(1 downto 0),m(2));
mux3:mux4to1 port map (x(15 downto 12 ),s(1 downto 0),m(3));
mux4:mux4to1 port map (m(3 downto 0),s(3 downto 2),f);
end mux_arc_ex ;
```

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux4to1 is
5  port (x : in std_logic_vector(3 downto 0);
6        s : in std_logic_vector(1 downto 0 );
7        f:out std_logic);
8  end entity ;
9  architecture mux_arc of mux4to1 is
10 begin
11     with s select
12     f<= x(0)when "00",
13         x(1)when"01",
14         x(2)when"10",
15         x(3)when others ;
16 end mux_arc ;

```


```




1  library ieee ;
2  use ieee.std_logic_1164.all;
3
4  entity mux16to1 is
5  port (x: in std_logic_vector(15 downto 0);
6        s:in std_logic_vector(3 downto 0);
7        f: out std_logic);
8  end entity ;
9
10 architecture mux_arc_ex of mux16to1 is
11 component mux4to1 is
12 port (x: in std_logic_vector(3 downto 0 );
13       s: in std_logic_vector(1 downto 0);
14       f : out std_logic);
15 end component ;
16 signal m :std_logic_vector(3 downto 0 );
17 begin
18 mux0:mux4to1 port map (x(3 downto 0 ),s(1 downto 0),m(0));
19 mux1:mux4to1 port map (x(7 downto 4 ),s(1 downto 0),m(1));
20 mux2:mux4to1 port map (x(11 downto 8 ),s(1 downto 0),m(2));
21 mux3:mux4to1 port map (x(15 downto 12 ),s(1 downto 0),m(3));
22 mux4:mux4to1 port map (m(3 downto 0),s(3 downto 2),f);
23 end mux_arc_ex ;


```

snapshots of working :

w → x







Problem 2 : 1-bit - full adder

Code of component :

```
library ieee;
use ieee.std_logic_1164.all;

entity adder is
port (x,y,cin :in std_logic ;
      carry , sum : out std_logic );
end adder ;

architecture dataf of adder is
begin
    sum<= x xor y xor cin ;
    carry <= (x and y ) or (x and cin) or (y and cin );
end dataf;
```

code of 4 bit binary full adder :

```
library ieee;
use ieee.std_logic_1164.all;

entity full_adder is
port (a,b : in std_logic_vector(3 downto 0);
      ci : in std_logic ; co : out std_logic ;
      s : out std_logic_vector(3 downto 0 ));
end full_adder ;
```



```
architecture fadder_arc of full_adder is
signal c1,c2,c3 :std_logic ;
component adder
    port(x,y,cin : in std_logic ; carry, sum :out std_logic);
end component ;
begin
full0:adder port map (a(0) ,b(0),ci,c1,s(0));
full1:adder port map (a(1) ,b(1),c1,c2,s(1));
full2:adder port map (a(2) ,b(2),c2,c3,s(2));
full3:adder port map (a(3) ,b(3),c3,co,s(3));
end fadder_arc ;
```

```


1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity adder is
5  port (x,y,cin :in std_logic ;
6        carry , sum : out std_logic );
7  end adder ;
8  architecture dataf of adder is
9  begin
10     sum<= x xor y xor cin ;
11     carry <= (x and y ) or (x and cin) or (y and cin );
12 end dataf;

```


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity full_adder is
5  port (a,b : in std_logic_vector(3 downto 0);
6        ci : in std_logic ; co : out std_logic ;
7        s : out std_logic_vector(3 downto 0 ));
8  end full_adder ;
9  architecture fadder_arc of full_adder is
10 signal c1,c2,c3 :std_logic ;
11 component adder
12     port(x,y,cin : in std_logic ; carry, sum :out std_logic);
13 end component ;
14 begin
15     full0:adder port map (a(0) ,b(0),ci,c1,s(0));
16     full1:adder port map (a(1) ,b(1),c1,c2,s(1));
17     full2:adder port map (a(2) ,b(2),c2,c3,s(2));
18     full3:adder port map (a(3) ,b(3),c3,co,s(3));
19 end fadder_arc ;


```



Working :



0 0



1111 0