MOHAMED IBRAHIM GAD SAD

محمد ابراهيم جاد سعد 18011334



Second year communication $lab\ 3$

LAB 3 .VHDL

Components and packages

Problem 1 : 16-1 mux using 5 4-1 mux Code of component :


Code: of project

```
library ieee;
use ieee.std_logic_1164.all;
entity mux16to1 is
port (x: in std_logic_vector(15 downto 0);
               s:in std_logic_vector(3 downto 0);
               f: out std_logic);
end entity;
architecture mux_arc_ex of mux16to1 is
component mux4to1 is
port (x: in std_logic_vector(3 downto 0 );
               s: in std_logic_vector(1 downto 0);
               f: out std_logic);
end component;
signal m :std_logic_vector(3 downto 0 );
begin
mux0:mux4to1 port map (x(3 downto 0 ),s(1 downto 0),m(0));
mux1:mux4to1 port map (x(7 downto 4 ),s(1 downto 0),m(1));
mux2:mux4to1 port map (x(11 downto 8 ),s(1 downto 0),m(2));
mux3:mux4to1 port map (x(15 downto 12 ),s(1 downto 0),m(3));
mux4:mux4to1 port map (m(3 downto 0),s(3 downto 2),f);
end mux_arc_ex;
```


```
library ieee;
 2
       use ieee.std logic 1164.all;
 3
 4 ⊟entity mux4to1 is
 end entity;
 8
 9
    □architecture mux_arc of mux4to1 is
10 ⊟begin
11
      with s select
12
       f <= x(0) when "00",
          x(1)when"01",
13
          x(2)when"10",
14
15
          x(3) when others;
16 end mux arc;
1 | library ieee;
2  use ieee.std_logic_1164.all;
 4 ⊟entity mux16tol is
 Lend entity;
 10 Barchitecture mux_arc_ex of mux16to1 is
| Baromponent mux4tol is
| Eport (x: in std_logic_vector(3 downto 0);
| s: in std_logic_vector(1 downto 0);
| f: out std_logic);
      end component;
16
      signal m :std_logic_vector(3 downto 0 );
17
18
      begin
      pegin
mux0:mux4to1 port map (x(3 downto 0 ),s(1 downto 0),m(0));
mux1:mux4to1 port map (x(7 downto 4 ),s(1 downto 0),m(1));
mux2:mux4to1 port map (x(11 downto 8 ),s(1 downto 0),m(2));
mux3:mux4to1 port map (x(15 downto 12 ),s(1 downto 0),m(3));
 19
22 mux4:mux4to1 port
23 end mux_arc_ex;
      mux4:mux4to1 port map (m(3 downto 0),s(3 downto 2),f);
```

snapshots of working:

$w \rightarrow x$







Problem 2: 1-bit - full adder

Code of component :

code of 4 bit binary full adder :


```
library ieee;
use ieee.std_logic_1164.all;

entity full_adder is
port (a,b : in std_logic_vector(3 downto 0);
ci : in std_logic ; co : out std_logic ;
s : out std_logic_vector(3 downto 0 ));
end full_adder ;
```

```
architecture fadder_arc of full_adder is signal c1,c2,c3 :std_logic; component adder

port(x,y,cin : in std_logic ; carry, sum :out std_logic); end component; begin full0:adder port map (a(0) ,b(0),ci,c1,s(0)); full1:adder port map (a(1) ,b(1),c1,c2,s(1)); full2:adder port map (a(2) ,b(2),c2,c3,s(2)); full3:adder port map (a(3) ,b(3),c3,co,s(3)); end fadder_arc;
```

```
library ieee;
 2 use ieee.std logic 1164.all;
4 ⊟entity full_adder is
5 ⊟ port (a,b: in std_logic_vector(3 downto 0);
    ci : in std_logic ; co : out std_logic ;
    s : out std_logic_vector(3 downto 0 ));
end full_adder;
 9 marchitecture fadder_arc of full_adder is
    | signal c1,c2,c3 :std_logic ;
11 \( \subseteq \component \) adder
       port(x,y,cin : in std_logic ; carry, sum :out std_logic);
12
     end component;
13
14
     begin
      full0:adder port map (a(0) ,b(0),ci,c1,s(0));
full1:adder port map (a(1) ,b(1),c1,c2,s(1));
15
16
     full2:adder port map (a(2),b(2),c2,c3,s(2));
17
18
      full3:adder port map (a(3),b(3),c3,co,s(3));
19
    end fadder arc ;
```



Working:

