SPI Slave with Single Port RAM project

Using FPGA Design Flow

By Mohamed Gamal Mansour

Contents

1. Design Specifications	3
2. SPI State Diagram	4
3. RTL Design Code	5
4. Testbench Code	11
5. Waveform From Simulation	14
6. Schematic using Vivado	15
6.1. Sequential Encoding	15
6.1.1. Elaboration	15
6.1.2. Synthesis	16
6.1.3. Implementation	18
6.2. Gray Encoding	20
6.2.1. Elaboration	20
6.2.2. Synthesis	21
6.2.3. Implementation	23
6.3. one_hot encoding	25
6.3.1. Elaboration	25
6.3.2. Synthesis	26
6.3.3. Implementation	28
7. Bitstream Generation	30
8. Do File	30
9 Constraint File	30

1. Design Specifications




Figure 1: Block Diagram

2. SPI State Diagram




Figure 2: FSM

3. RTL Design Code

```
module SPI_Slave(MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
 2 parameter IDLE=3'b000;
 3 parameter CHK CMD=3'b001;
 4 parameter WRITE=3'b010;
 5 parameter READ ADD=3'b011;
 6 parameter READ_DATA=3'b100;
 7 input MOSI, SS_n, clk, rst_n, tx_valid;
 8 input [7:0] tx_data;
9 output reg MISO, rx_valid;
10 output reg [9:0] rx_data;
11 //(* fsm_encoding = "sequential" *)
12 //(* fsm_encoding = "gray" *)
13 (* fsm_encoding = "one_hot" *)
14 reg [2:0] cs,ns;
15 reg [3:0] counter;
16 reg addr_received=0;
17 reg [9:0] shift_reg;
18 // state memory
19 always @(posedge clk) begin
           if (~rst_n) begin
21
                cs<=IDLE;</pre>
           else begin
24
                cs<=ns;
26 end
```

Figure 3-1-1: SPI Slave

```
//Next state
always@(*) begin
  case(cs)
        IDLE:
                 if(SS_n)
                     ns=IDLE;
                      ns=CHK CMD;
        CHK_CMD: if(SS_n)
                       ns=IDLE;
                   else if(SS_n==0 && MOSI==0)
                       ns=WRITE;
                   else if(SS_n==0 && MOSI==1 && addr_received==0)
                       ns=READ_ADD;
                       ns=READ_DATA;
        WRITE: if(SS_n==1)
                     ns=IDLE;
                      ns=WRITE;
        READ_ADD: if(SS_n==1 )
                     ns=IDLE;
                      ns=READ_ADD;
        READ_DATA: if(SS_n==1)
                        ns=IDLE;
                        ns=READ_DATA;
        default: ns=IDLE;
```

Figure 3-1-2: SPI Slave

```
always @(posedge clk) begin
   rx_valid<=0; counter<=0; MISO<=0;
   CHK_CMD: begin
            rx_valid<=0; counter<=0; shift_reg<=0;</pre>
                shift_reg<={shift_reg[8:0], MOSI};
              if(counter==10) begin
    rx_data<=shift_reg;</pre>
                 rx_valid<=1;
              counter<=counter+1;</pre>
   READ_ADD: begin if(counter>=0 && counter <10) begin</pre>
                shift_reg<={shift_reg[8:0], MOSI};</pre>
              if(counter==10) begin
                 rx_data<=shift_reg;
                  rx_valid<=1;</pre>
                 addr_received<=1;
                  counter<=0;
```

Figure 3-1-3: SPI Slave

```
READ_DATA: begin
if(counter==0) begin
shift_reg<={shift_reg[8:0], MOSI};
99
100
101
102
                               else if (counter==1) begin
rx_data<={shift_reg[0],MOSI, 8'd0};
                                   rx_valid<=1;
104
105
106
                                else if(counter>2 && counter <=10) begin
MISO<=tx_data[10-counter];
107
108
109
110
                                     addr_received<=0;
                                      if(counter<10)
111
112
113
114
115
116
                           rx_data<=0; rx_valid<=0; MISO<=0; counter<=0; shift_reg<=0; addr_received<=0;</pre>
117
118
119
120
```

Figure 3-1-4: SPI Slave

```
module RAM(din, rx_valid, clk, rst_n, dout, tx_valid);
      parameter MEM_DEPTH=256;
      parameter ADDR SIZE=8;
      input [ADDR_SIZE+1:0] din;
      input rx_valid, clk, rst_n;
      output reg [ADDR SIZE-1:0] dout;
      output reg tx valid;
      reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
      reg [ADDR_SIZE-1:0] wr_add, rd_add;
      always @(posedge clk ) begin
          if (~rst_n) begin
               dout<=0;</pre>
               tx valid<=0;
               wr add<={ADDR SIZE{1'b0}};</pre>
               rd_add<={ADDR_SIZE{1'b0}}};</pre>
          else if(rx_valid) begin
                  if(din[9:8]==2'b00)
                    wr add<=din[7:0];</pre>
                 else if(din[9:8]==2'b01)
                    mem[wr_add]<=din[7:0];</pre>
                  else if (din[9:8]==2'b10)
                    rd add<=din[7:0];
          else if (din[9:8]==2'b11) begin
                      dout<=mem[rd add];</pre>
                      tx valid<=1;
                 end
           tx_valid<=0;
      endmodule
Line 37, Column 10
```

Figure 3-2: RAM

```
module SPI_Master(clk, rst_n, MOSI, SS_n,MISO);
input MOSI, SS_n, clk, rst_n;
output MISO;
wire [9:0] rx_data;
wire [7:0] tx_data;
wire rx_valid, tx_valid;
RAM m1(rx_data, rx_valid, clk, rst_n, tx_data, tx_valid);
SPI_Slave spi(MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
endmodule
SPI_Slave spi(MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
```

Figure 3-3: Top Module

4. Testbench Code

```
module SPI Master tb();
     reg MOSI, SS_n, clk, rst_n;
    wire MISO;
    SPI Master spi interface(clk, rst n, MOSI, SS n,MISO);
    initial begin
         clk=0;
         forever
         #1 clk=~clk;
     end
     initial begin
11
12 $readmemh ("mem.dat", spi_interface.m1.mem);
    rst n=0; MOSI=0; SS n=1; @(negedge clk);
13
    rst_n=1; @(negedge clk);
15 SS n=0; @(negedge clk);
    MOSI=0; @(negedge clk);
     MOSI=0; @(negedge clk);
17
     MOSI=0; @(negedge clk);
19
     repeat(8) begin
         MOSI=1;
 21
         @(negedge clk);
     end
23
     SS n=1; MOSI=0; @(negedge clk);
 24
25
    SS n=0; @(negedge clk);
     MOSI=0; @(negedge clk);
27
     MOSI=0; @(negedge clk);
     MOSI=1; @(negedge clk);
     repeat(8) begin
         MOSI=1;
31
         @(negedge clk);
     end
33
Line 33, Column 1
```

Figure 4-1: Testbench

```
SS_n=1; @(negedge clk);
      SS_n=0; @(negedge clk);
      MOSI=1; @(negedge clk);
      MOSI=1; @(negedge clk);
      MOSI=0; @(negedge clk);
      repeat(8) begin
          MOSI=1;
          @(negedge clk);
 44 SS_n=1; MOSI=0; @(negedge clk);
 45 SS_n=0; @(negedge clk);
 46 MOSI=1; @(negedge clk);
     MOSI=1; @(negedge clk);
      MOSI=1; @(negedge clk);
      repeat(8) begin
          MOSI=1;
          @(negedge clk);
      SS_n=1; @(negedge clk);
     SS_n=1; @(negedge clk);
 58 SS_n=0; @(negedge clk);
     MOSI=0; @(negedge clk);
      MOSI=0; @(negedge clk);
      MOSI=0; @(negedge clk);
      repeat(8) begin
          MOSI=$random;
          @(negedge clk);
      end
Line 66, Column 1
```

Figure 4-2: Testbench

```
SS_n=1; MOSI=0; @(negedge clk);
       SS_n=0; @(negedge clk);
        MOSI=0; @(negedge clk);
        MOSI=0; @(negedge clk);
MOSI=1; @(negedge clk);
        repeat(8) begin
             MOSI=$random;
             @(negedge clk);
        SS_n=1; @(negedge clk);
SS_n=0; @(negedge clk);
       MOSI=1; @(negedge clk);
       MOSI=1; @(negedge clk);
        MOSI=0; @(negedge clk); repeat(8) begin
             MOSI=$random;
             @(negedge clk);
        SS_n=1; MOSI=0; @(negedge clk);
       SS_n=0; @(negedge clk);
MOSI=1; @(negedge clk);
MOSI=1; @(negedge clk);
        MOSI=1; @(negedge clk);
repeat(8) begin
MOSI=$random;
             @(negedge clk);
        SS_n=0; @(negedge clk);
        SS_n=1; @(negedge clk);
 100 endmodule
Line 100, Column 10
```

Figure 4-3: Testbench

5. Waveform From Simulation




Figure 5-1: Waveform




Figure 5-2: Waveform

- 6. Schematic using Vivado
- 6.1. Sequential Encoding
- 6.1.1. Elaboration

6.1.1.1. Schematic




Figure 6-1-1-1: Schematic

6.1.1.2. Messages' Tab



Figure 6-1-1-2: Messages' Tab

6.1.2. Synthesis

6.1.2.1. Schematic




Figure 6-1-2-1: Schematic

6.1.2.2. Report

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	011
READ_DATA	100	100

Figure 6-1-2-2-1: Encoding Report



Figure 6-1-2-2: Timing Report

6.1.2.3. Messages' Tab



Figure 6-1-2-3: Messages' Tab

6.1.3. Implementation

6.1.3.1. FPGA Device




Figure 6-1-3-1: Device

6.1.3.2. Report




Figure 6-1-3-2-1: Utilization Report




Figure 6-1-3-2-2: Timing Report

6.1.3.3. Messages' Tab



Figure 6-1-3-3: Messages' Tab

6.2. Gray Encoding

6.2.1. Elaboration

6.2.1.1. Schematic




Figure 6-2-1-1: Schematic

6.2.1.2.Messages' Tab



Figure 6-2-1-2: Messages' Tab

6.2.2. Synthesis

6.2.2.1. Schematic




Figure 6-2-2-1: Schematic

6.2.2.2.Reports

State	1	New Encoding	Previou	s Encoding
IDLE		000	 	000
CHK_CMD	1	001	I	001
WRITE	1	011	I	010
READ_ADD	1	010	I	011
READ DATA	. 1	111	I .	100

Figure 6-2-2-1: Encoding Report




Figure 6-2-2-2: Timing Report

6.2.2.3.Messages' Tab




Figure 6-2-2-3: Messages' Tab

6.2.3. Implementation

6.2.3.1. FPGA Device




Figure 6-2-3-1: Device

6.2.3.2. Reports



Figure 6-2-3-2-1: Utilization Report



Figure 6-2-3-2-2: Timing Report

6.2.3.3. Messages' Tab



Figure 6-2-3-3: Messages' Tab

6.3. one hot encoding

6.3.1. Elaboration

6.3.1.1. Schematic




Figure 6-3-1-1: Schematic

6.3.1.2. Messages' Tab



Figure 6-3-1-2: Messages' Tab

6.3.2. Synthesis

6.3.2.1. Schematic




Figure 6-3-2-1: Schematic

6.3.2.2. Reports

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	011
READ_DATA	10000	100
INFO: [Synth 8-3354] encoded	FSM with state register 'cs_reg'	' using encoding 'one-hot' in module 'SPI_Slav

Figure 6-3-2-2-1: Encoding Report




Figure 6-3-2-2: Timing Report

6.3.2.3. Messages' Tab




Figure 6-3-2-3: Messages' Tab

6.3.3. Implementation

6.3.3.1. FPGA Device




Figure 6-3-3-1: Device

6.3.3.2. Reports




Figure 6-3-3-2-1: Utilization Report




Figure 6-3-3-2-2: Timing Report

6.3.3.3. Messages' Tab




Figure 6-3-3-3: Messages' Tab

7. Bitstream Generation




Figure 7: Bitstream Generation

8. Do File

```
vlib work
vlog SPI_Slave.v RAM.v Master.v Master_tb.v
vsim -voptargs=+acc work.SPI_Master_tb
add wave /spi_interface/*
run -all
f #quit -sim
```

Figure 8: Do File

9. Constraint File

```
## Switches
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports rst_n]
set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports SS_n]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports MOSI]
#set_property -dict { PACKAGE_PIN V15 | IOSTANDARD LVCMOS33 } [get_ports {sw[5]}] #set_property -dict { PACKAGE_PIN W14 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] #set_property -dict { PACKAGE_PIN W13 | IOSTANDARD LVCMOS33 } [get_ports {sw[7]}] #set_property -dict { PACKAGE_PIN V2 | IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
#set_property -dict { PACKAGE_PIN T3
                                                     IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
                                                    IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
#set_property -dict { PACKAGE_PIN T2
#set_property -dict { PACKAGE_PIN R3
#set_property -dict { PACKAGE_PIN W2
#set_property -dict { PACKAGE_PIN U1
#set_property -dict { PACKAGE_PIN T1
                                                     IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
#set_property -dict { PACKAGE_PIN R2
set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports MISO]
```

Figure 9: Constraint File