Name: Mohamed Gamal Mansour

Project1

1-RTL Code:

```
parameter CARRYINSEL= "OPMODES";
parameter B_INPUT = "DIRECT";
parameter RSTTYPE="SYNC";
                    input [17:0] A,B,D,BCIN;
input [47:0] C,PCIN;
input [7:0] OPMODE;
input [7:0] OPMODE;
input CLK,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
                    output [17:0] BCOUT;
output [47:0] PCOUT, P;
output [35:0] M;
                    output CARRYOUT output CARRYOUTF;
                                          CARRYOUT;
                   output CARRYOUTF;

reg [17:0] B_OR_BCIN;

wire [47:0] D_mux_out,B0_mux_out,A0_mux_out;

wire [47:0] C_mux_out;

wire [17:0] B1_mux_out,A1_mux_out;

wire [7:0] OPMODE MUX_OUT;

reg [35:0] MULTPLIER_RESULT;

reg CARRYCASCADE_MUX, carry_out_postadder;
                    wire Cim,
reg [47:0] POST_ADDER;
reg [17:0] pre_adder_result, PRE_ADDER_MUX;
reg [47:0] x_mux_out, z_mux_out;
block #(.RSTTYPE(RSTTYPE), .mux_sel(DREG),.NUMBER_BITS(18)) D_MUX(CLK,CED, RSTD,D, D_mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(DREG),.NUMBER_BITS(18)) Bd_MUX(CLK,CED, RSTD,D, D_mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(DREG),.NUMBER_BITS(18)) Bd_MUX(CLK,CED, RSTD,D, D_mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(DREG),.NUMBER_BITS(18)) Bd_MUX(CLK,CED, RSTD,D, D_mux_out);
                    block #(.RSTTYPE(RSTTYPE), .mux_sel(DREG),.NUMBER_BITS(18)) D=MUX(CLK,CED, RSTD,D, _mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(BREG),.NUMBER_BITS(18)) B0 MUX(CLK,CED, RSTB,B,D GR_BCIN, B0 mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(AREG),.NUMBER_BITS(18)) A0_MUX(CLK,CEC, RSTC,A, A0_mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(CREG),.NUMBER_BITS(48)) C_MUX(CLK,CEC, RSTC,C, C_mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(BREG),.NUMBER_BITS(18)) B1_MUX(CLK,CED, RSTB,PRE_ADDER_MUX, B1_mux_out);
block #(.RSTTYPE(RSTTYPE), .mux_sel(AIREG),.NUMBER_BITS(36)) M_MUX(CLK,CEM, RSTM,MULTPLIER_RESULT, M);
                    block #(.RSTTYPE(RSTTYPE), .mux_sel(CARRYINREG),.NUMBER_BITS(1)) CYI_MUX(CLK,CECARRYIN, RSTCARRYIN,CARRYCASCADE_MUX, CIN);
block #(.RSTTYPE(RSTTYPE), .mux_sel(CARRYOUTREG),.NUMBER_BITS(1)) CYO_MUX(CLK,CECARRYIN, RSTCARRYIN,carry_out_postadder, CARRYOUT);
block #(.RSTTYPE(RSTTYPE), .mux_sel(PREG),.NUMBER_BITS(48)) P_MUX(CLK,CEP, RSTP,POST_ADDER, P);
block #(.RSTTYPE(RSTTYPE), .mux_sel(OPMODEREG),.NUMBER_BITS(8)) OPMODE_MUX(CLK,CEOPMODE, RSTOPMODE,OPMODE,OPMODE_MUX_OUT);
                    always @ (*) begin
if (B_INPUT == "DIRECT")
                                       B_OR_BCIN=B;
                                        else if (B_INPUT == "CASCADE")
                                          B_OR_BCIN=BCIN;
                                          B_OR_BCIN=0;
                               if(OPMODE_MUX_OUT[6] == 0 )
    pre_adder_result=D_mux_out + B0_mux_out;
                                          pre_adder_result=D_mux_out - B0_mux_out;
                                         Line 42, Column 28
```

```
always @ (*) begin
  if (B_INPUT == "DIRECT")
      B_OR_BCIN=B;
      else if (B_INPUT == "CASCADE")
       B OR BCIN=BCIN;
       B_OR_BCIN=0;
   if(OPMODE_MUX_OUT[6] == 0 )
          pre_adder_result=D_mux_out + B0_mux_out;
       pre_adder_result=D_mux_out - B0_mux_out;
       if (OPMODE_MUX_OUT[4] == 0)
              PRE_ADDER_MUX=B0_mux_out;
           PRE_ADDER_MUX=pre_adder_result;
        MULTPLIER_RESULT= B1_mux_out * A1_mux_out;
        else if( CARRYINSEL == "CARRYIN")
            CARRYCASCADE_MUX= CARRYIN;
              CARRYCASCADE_MUX= 0;
              case (OPMODE_MUX_OUT[1:0])
              0: x mux out=0;
              1: x_mux_out={12'd0,M};
              2: x mux out=P;
              3: x_mux_out={D_mux_out[11:0],A1_mux_out[17:0],B1_mux_out[17:0]};
              case(OPMODE_MUX_OUT[3:2])
              0: z_mux_out=0;
              1: z_mux_out=PCIN;
              2: z_mux_out=P;
              3: z_mux_out=C_mux_out;
              if(OPMODE MUX OUT[7])
                 {carry_out_postadder,POST_ADDER}=z_mux_out - (x_mux_out+CIN);
                  {carry_out_postadder,POST_ADDER}=z_mux_out+x_mux_out+CIN;
end
assign PCOUT=P;
assign CARRYOUTF=CARRYOUT;
assign BCOUT=B1_mux_out;
```

2-Testbench code:

```
D.39, 8-19; 0PMODE[6]-B; OPMODE[6]-I; A-2; OPMODE[1:0]-B; C-20; OPMODE[7]-B; OPMODE[5]-I; OPMODE[3:2]-B; repeat(4)

(Regendee CLX);

if(ECCUT I= 40 || P |= 1 || CARRYOUT I= 0 || M |= 80 || PCOUT I= 1 || CARRYOUTF I=0) begin

stop;

stop;

by stop;

cend

D.39, 8-10; OPMODE[6]-B; OPMODE[4]-I; A-2; OPMODE[1:0]-2; C-20; OPMODE[7]-B; OPMODE[5]-I; OPMODE[3:2]-B;

repeat(4)

(Regendee CLX);

if(ECCUT I= 40 || P |= 4 || CARRYOUT I= 0 || M |= 80 || PCOUT I= 4 || CARRYOUTF I=0) begin

stisplay("There is an error");

stop;

end

D. B. B: OPMODE[6]-B; OPMODE[6]-B; A-4; OPMODE[1:0]-3; C-20; OPMODE[7]-B; OPMODE[5]-B; OPMODE[3:2]-B;

repeat(4)

(Regendee CLX);

if(ECCUT I= 80 || P |= 48 'beeeeesleeeea || CARRYOUT I= 0 || M |= 40 || PCOUT I= 48 'beeeeesleeeea || CARRYOUTF I=0) begin

stop;

dend

D. B. B: OPMODE[6]-B; OPMODE[6]-B; A-B; OPMODE[1:0]-3; C-20; OPMODE[7]-B; OPMODE[5]-B; OPMODE[3:2]-I; PCIN-5B;

stop;

if(ECCUT I= 80 || P |= 80 || CARRYOUT I= 0 || M |= 80 || PCOUT I= 60 || CARRYOUTF I=0) begin

stop;

stop;

if(ECCUT I= 80 || P |= 80 || CARRYOUT I= 0 || M |= 10 || PCOUT I= 60 || CARRYOUTF I=0) begin

stisplay("There is an error");

stop;

if(ECCUT I= 80 || P |= 80 || CARRYOUT I= 0 || M |= 10 || PCOUT I= 60 || CARRYOUTF I=0) begin

stisplay("There is an error");

stop;

end

D-50; B-18; OPMODE[6]-B; OPMODE[4]-B; A-1; OPMODE[1:0]-I; C-20; OPMODE[7]-B; OPMODE[5]-B; OPMODE[3:2]-I; PCIN-5B;

repeat(3)

(Regendee CLX);

if(ECCUT I= 80 || P |= 70 || CARRYOUT I= 0 || M |= 10 || PCOUT I= 70 || CARRYOUTF I=0) begin

stisplay("There is an error");

stop;

end

intital begin

intital begin

stop;

end

intital begin

stop;

end

end

intital begin

stop;

intital begin


stop;


intit
```


3-Do file:

```
1 vlib work
2 vlog DSP48A1.v DSP48A1_tb.v block.v
3 vsim -voptargs=+acc work.DSP48A1_TB
4 add wave *
5 run -all
6 #quit -sim
```

4-QuestaSim Snippets:







```
# CARRYOUT=1, CARRYOUTF=1
# ** Note: $stop : D:/DIGITAL DIPLOMA/project1/DSP48Al_tb.v(99)
# Time: 76 ns Iteration: 1 Instance: /DSP48Al_TB
# Break in Module DSP48Al_TB at D:/DIGITAL DIPLOMA/project1/DSP48Al_tb.v line 99

VSIM 17>

Insto 47 ns Project: DSP Now: 76 ns Delta: 1 CEP
```

5-Constraint File:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
```

```
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list CEB_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12] set_property port_width 1 [get_debug_ports u_ila_0/probe12] connect_debug_port u_ila_0/probe12 [get_nets [list CEC_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port width 1 [get_debug_ports u ila 0/probe13] connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list CED_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports_u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15] connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]] create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16] set_property port_width 1 [get_debug_ports u_ila_0/probe16] connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]] create_debug_port u_ila_0 probe
set property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list CEP_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18] connect_debug_port_u_ila_0/probe18 [get_nets [list CLK_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port width 1 [get_debug_ports u_ila_0/probe19] connect_debug_port u_ila_0/probe19 [get_nets [list_RSTA_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set property port width 1 [get_debug_ports u_ila_0/probe21] connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list RSTCARRYIN_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list RSTD_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
```


```
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list RSTM_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list RSTOPMODE_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ_300000000 [get_debug_cores_dbg_hub]
set_property C_ENABLE_CLK_DIVIDER_false [get_debug_cores_dbg_hub]
set_property C_USER_SCAN_CHAIN_1 [get_debug_cores_dbg_hub]
connect_debug_port_dbg_hub/clk [get_nets_CLK_IBUF_BUFG]
```

6-Elaboration:

-Messages:




-Schematic:



7-Synthesis:

-Messages:




-Utilization report:

Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
∨ N DSP48A1	263	160	1	327	1
A1_MUX (block)	1	18	0	0	0
■ B1_MUX (block_0)	1	18	0	0	0
C_MUX (blockpara	1	48	0	0	0

-Timing Report:




-Schematic:




8-Implementation:

-Messages:

-Utilization report:



-Timing Report:



-Device:

