

# **RISC-V Single Cycle Implementation (Enhanced)**



**Created By:**

**Mohamed Ahmed Mohamed Hussein**

**15/8/2024**

# Table of Contents

<b>Introduction to RISC-V</b>	<b>Page 3</b>
<b>RISC-V Instruction Set Architecture (ISA)</b>	<b>Page 3, 4</b>
• I-Type Layout	
• B-Type Layout	
• R-Type Layout	
• J-Type Layout	
• S-Type Layout	
<b>Summary of RISC-V Instructions</b>	<b>Page 5</b>
<b>RISC-V Single Cycle Processor</b>	<b>Page 5, 6, 7</b>
• Schematic	
• Enhanced Schematic	
• Control Unit Details	
<b>Verifying Functionality</b>	<b>Page 8, 9, 10</b>
• Assembly Instructions	
• Scenario	
• Snippets	
<b>Vivado Implementation</b>	<b>Page 11, 12, 13</b>
• Elaboration	
• Synthesis	
• Implementation	
• Messages after Elaboration & Synthesis	
• Timing details (10 ns period)	
<b>Quartus Implementation</b>	<b>Page 13</b>
<b>References</b>	<b>Page 14</b>

# Introduction to RISC-V:

RISC-V is an open-source instruction set architecture (ISA) based on the principles of Reduced Instruction Set Computing (RISC). RISC-V is designed to be simple, efficient, and highly extensible, making it suitable for a wide range of applications, from small embedded systems to high-performance computing. The RISC-V architecture emphasizes a streamlined instruction set, a load/store architecture, and the use of a fixed instruction length, all of which contribute to faster execution and easier implementation.


## RISC-V Instruction Set Architecture (ISA):

The RISC-V ISA defines the set of instructions that a RISC-V processor can execute. These instructions are categorized into several types based on their format and functionality. The most important types in the RISC-V ISA are I-type, B-type, R-type, J-type, and S-type.

- *I-Type (Immediate Type):*

I-type instructions are used for operations that involve an immediate value, such as arithmetic operations with a constant or load instructions. The immediate value is encoded within the instruction itself, allowing for quick access and execution.

### I-Type Layout




- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, **imm[11:0]**

- *B-Type (Branch Type):*

B-type instructions are used for conditional branching. They allow the program to change the flow of execution based on the comparison of register values. The target address for the branch is calculated using an immediate value encoded within the instruction.


### B-Type Layout



- **R-Type (Register Type):**

R-type instructions are used for arithmetic and logical operations that involve two source registers and a destination register. These instructions do not use immediate values and are typically used for operations like addition, subtraction, and logical AND/OR.

### R-Type Layout




- 32-bit instruction word divided into six fields of varying numbers of bits each:  $7+5+5+3+5+7 = 32$

- **J-Type (Jump Type):**

J-type instructions are used for jump operations, where the program counter is updated to a new address. This type is typically used for unconditional jumps and function calls, with the target address being calculated using an immediate value.


### J-Type Layout



- **S-Type (Store Type):**

S-type instructions are used for store operations, where data from a register is stored into memory. The memory address is calculated using a base address from a register and an immediate value.

### S-Type Layout




## Summary of RISC-V Instructions

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	
funct7				rs2		rs1	funct3		rd			opcode		R-type	
imm[11:0]						rs1	funct3		rd			opcode		I-type	
imm[11:5]				rs2		rs1	funct3		imm[4:0]			opcode		S-type	
imm[12]		imm[10:5]		rs2		rs1	funct3		imm[4:1]		imm[11]		opcode		B-type
imm[31:12]										rd			opcode		U-type
imm[20]		imm[10:1]			imm[11]		imm[19:12]			rd			opcode		J-type

## RISC-V Single Cycle Processor:


A single-cycle processor executes each instruction in one clock cycle. In a RISC-V single-cycle processor, all stages of instruction execution—fetch, decode, execute, memory access, and write-back—occur within a single cycle. This design is straightforward and easy to implement but can be inefficient because the clock cycle must accommodate the longest instruction.

- *Schematic:*




I even enhanced the processor to include **J-Type** instructions!

- Enhanced Schematic:



## More Details:

- Control Unit from inside:



○ **Main Decoder Truth Table:**

Instruction	Opcode	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
lw	0000011	1	00	1	0	01	0	00	0
sw	0100011	0	01	1	1	xx	0	00	0
R-type	0110011	1	xx	0	0	00	0	10	0
beq	1100011	0	10	0	0	xx	1	01	0
I-type ALU	0010011	1	00	1	0	00	0	10	0
jal	1101111	1	11	x	0	10	0	xx	1

○ **ALU Decoder Truth Table:**

ALUOp	funct3	{op <sub>5</sub> , funct <sub>7</sub> }	ALUControl	Instruction
00	x	x	000 (add)	lw, sw
01	x	x	001 (subtract)	beq
10	000	00, 01, 10	000 (add)	add
	000	11	001 (subtract)	sub
	010	x	101 (set less than)	slt
	110	x	011 (or)	or
	111	x	010 (and)	and

● **Immediate layout for each type:**

ImmSrc	ImmExt	Type	Description
00	{{20{Instr[31]}}, Instr[31:20]}	I	12-bit signed immediate
01	{{20{Instr[31]}}, Instr[31:25], Instr[11:7]}	S	12-bit signed immediate
10	{{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0}	B	13-bit signed immediate
11	{{12{Instr[31]}}, Instr[19:12], Instr[20], Instr[30:21], 1'b0}	J	21-bit signed immediate

# Verifying Functionality:

We will write an assembly code with a specific scenario to check our design.

## • Assembly instructions:

```
1 //assembly code to test functionality
2
3 //1: I-type
4 //2: S-type
5 //3: R-type
6 //4: B-type
7 //5: J-type
8 //6: I-type
9
10 lw x6, -4(x9) //Address 0x0000 (will assign the value 9 from data memory in x6)
11 sw x6, 8(x9) //Address 0x0004 (will print the value 9 at address 3 in the Data Memory)
12 or x4, x5, x6 //Address 0x0008
13 beq x4, x4, 32 //Address 0x000C (this will increment the pc by 16 which increments the address of instruction memory by 4)
14 jal x10, 128 //Address 0x001C (this will increment the PC by 64 which will increment the instruction memory address by 16)
15 addi x1, x0, 8 //Address 0x005C
```

In [assembly.asm](#) file you can checkout the code

## • Scenario:

Initially register **x9** holds the value **4**, **x5** holds the value **6** and memory location **0x0000** in **Data Memory** has the value **9**, so according to the assembly instructions we are expecting the following:


- Value 9 loaded to x6
- Value 9 loaded at data memory location 3 as we will add as we add the base register (x9) value (4) to the offset (8) and then divide it by 4 we will get the memory address 3
- X4 will have the value 0xF as (9 OR 6)  
(1001 OR 0110) will be 15
- Beq instruction will increment the PC by 16 which increments the address of instruction memory by 4
- Jal instruction will increment the PC by 64 which will increment the instruction memory address by 16, and it will assign (PC + 4) to the destination register which is x10, so the register x10 will have the value 0x20
- Finally I add another I-type instruction to test the branching of jal instruction, so the register x1 will have the value 8 at the end

**Note:** we will see each one of the above observations in order in the **snippets** section




## • Snippets:


### ○ Snapshot of whole wave form:




### ○ Snapshot of x6 having the value 9:




### ○ Snapshot of data memory address 3 having the value 9:




- Snapshot of x4 having the value 15 (0xF):




- Snapshot of the PC incremented by 16 (0x10):




- Snapshot of the PC incremented by 64 (0x40):



- Snapshot of x10 having the value 0x20 (PC + 4):




- Snapshot of x1 having the value 8:




# Vivado:


- Elaboration:
  - System:




- Synthesis:



- Implementation:



- Messages (after Elaboration & Synthesis):



- Timing:
  - 12 ns clock period (Synthesis):



Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.767 ns	Worst Hold Slack (WHS): 0.258 ns	Worst Pulse Width Slack (WPWS): 4.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 5792	Total Number of Endpoints: 5792	Total Number of Endpoints: 641

- 12 ns clock period (Implementation):




Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.347 ns	Worst Hold Slack (WHS): 0.269 ns	Worst Pulse Width Slack (WPWS): 4.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 5792	Total Number of Endpoints: 5792	Total Number of Endpoints: 641

All user specified timing constraints are met.

## Quartus:

- Clock:




Clocks

<<Filter>>

	Clock Name	Type	Period	Frequency	Rise	Fall
1	clk	Base	10.000	100.0 MHz	0.000	5.000

- Fmax:




Slow 1100mV 85C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	249.69 MHz	249.69 MHz	clk	

- Hold:




Slow 1100mV 85C Model Hold Summary

<<Filter>>

	Clock	Slack	End Point TNS
1	clk	0.512	0.000

- Slack:



Slow 1100mV 85C Model Setup Summary

<<Filter>>

	Clock	Slack	End Point TNS
1	clk	5.995	0.000

# References:

**Digital Design and Computer Architecture RISC-V Edition, Sarah L. Harris David Harris**