**RISC-V Single Cycle Implementation (Enhanced)**

### 

### Created By:

### Mohamed Ahmed Mohamed Hussein 15/8/2024

**Table of Contents**

|  |  |
| --- | --- |
| **Introduction to RISC-V** | **Page 3** |
| **RISC-V Instruction Set Architecture (ISA)** | [**Page 3, 4**](#_SoC_Application_using) |
| * I-Type Layout |
| * B-Type Layout |
| * R-Type Layout |
| * J-Type Layout |
| * S-Type Layout |
| **Summary of RISC-V Instructions** | **Page 5** |
| **RISC-V Single Cycle Processor** | [**Page 5, 6, 7**](#_FSM_Explanation:) |
| * Schematic |
| * Enhanced Schematic |
| * Control Unit Details |
| **Verifying Functionality** | [**Page 8, 9**](#_Snippets:)**, 10** |
| * Assembly Instructions |
| * Scenario |
| * Snippets |
| **Vivado Implementation** | [**Page 11, 12**](#_Vivado:)**, 13** |
| * Elaboration |
| * Synthesis |
| * Implementation |
| * Messages after Elaboration & Synthesis |
| * Timing details (10 ns period) |
| **Quartus Implementation** | **Page 13** |
| **References** | [**Page 14**](#_References:) |

### Introduction to RISC-V:

RISC-V is an open-source instruction set architecture (ISA) based on the principles of Reduced Instruction Set Computing (RISC). RISC-V is designed to be simple, efficient, and highly extensible, making it suitable for a wide range of applications, from small embedded systems to high-performance computing. The RISC-V architecture emphasizes a streamlined instruction set, a load/store architecture, and the use of a fixed instruction length, all of which contribute to faster execution and easier implementation.


### RISC-V Instruction Set Architecture (ISA):

The RISC-V ISA defines the set of instructions that a RISC-V processor can execute. These instructions are categorized into several types based on their format and functionality. The most important types in the RISC-V ISA are I-type, B-type, R-type, J-type, and S-type.

#### **I-Type (Immediate Type):**

#### I-type instructions are used for operations that involve an immediate value, such as arithmetic operations with a constant or load instructions. The immediate value is encoded within the instruction itself, allowing for quick access and execution.


**I-Type Layout**



#### **B-Type (Branch Type):**

#### B-type instructions are used for conditional branching. They allow the program to change the flow of execution based on the comparison of register values. The target address for the branch is calculated using an immediate value encoded within the instruction.

**B-Type Layout**



#### **R-Type (Register Type):**


#### R-type instructions are used for arithmetic and logical operations that involve two source registers and a destination register. These instructions do not use immediate values and are typically used for operations like addition, subtraction, and logical AND/OR.

**R-Type Layout**

#### 

#### **J-Type (Jump Type):**


#### J-type instructions are used for jump operations, where the program counter is updated to a new address. This type is typically used for unconditional jumps and function calls, with the target address being calculated using an immediate value.

**J-Type Layout**


#### **S-Type (Store Type):**

#### S-type instructions are used for store operations, where data from a register is stored into memory. The memory address is calculated using a base address from a register and an immediate value.

**S-Type Layout**




**Summary of RISC-V Instructions**



### RISC-V Single Cycle Processor:


A single-cycle processor executes each instruction in one clock cycle. In a RISC-V single-cycle processor, all stages of instruction execution—fetch, decode, execute, memory access, and write-back—occur within a single cycle. This design is straightforward and easy to implement but can be inefficient because the clock cycle must accommodate the longest instruction.

#### **Schematic:**



I even enhanced the processor to include **J-Type** instructions!

#### **Enhanced Schematic:**



### More Details:


### Control Unit from inside:

### 

* + **Main Decoder Truth Table:**

### 

* + **ALU Decoder Truth Table:**




### Immediate layout for each type:

### 

**Verifying Functionality:**

We will write an assembly code with a specific scenario to check our design.

* **Assembly instructions:** 

In **assembly.asm** file you can checkout the code

* **Scenario:**

Initially register **x9** holds the value **4**, **x5** holds the value **6** and memory location **0x0000** in **Data Memory** has the value **9**, so according to the assembly instructions we are expecting the following:


* Value 9 loaded to x6
* Value 9 loaded at data memory location 3 as we will add as we add the base register (x9) value (4) to the offset (8) and then divide it by 4 we will get the memory address 3
* X4 will have the value 0xF as (9 OR 6)

(1001 OR 0110) will be 15


* Beq instruction will increment the PC by 16 which increments the address of instruction memory by 4
* Jal instruction will increment the PC by 64 which will increment the instruction memory address by 16, and it will assign (PC + 4) to the destination register which is x10, so the register x10 will have the value 0x20
* Finally I add another I-type instruction to test the branching of jal instruction, so the register x1 will have the value 8 at the end

**Note:** we will see each one of the above observations in order in the **snippets** section


* **Snippets:**
  + Snapshot of whole wave form:




* + Snapshot of x6 having the value 9:




* + Snapshot of data memory address 3 having the value 9:




* + Snapshot of x4 having the value 15 (0xF):




* + Snapshot of the PC incremented by 16 (0x10):



* + Snapshot of the PC incremented by 64 (0x40):



* + Snapshot of x10 having the value 0x20 (PC + 4):




* + Snapshot of x1 having the value 8:




**Vivado:**


* Elaboration:
  + System:




* + Synthesis:




* + Implementation:




* Messages (after Elaboration & Synthesis):



* Timing:
  + 12 ns clock period (Synthesis):




* + 12 ns clock period (Implementation):




**Quartus:**


* Clock:




* Fmax:

****

* Hold:



* Slack:



**References:**

**Digital Design and Computer Architecture RISC-V Edition, Sarah L. Harris David Harris**