




Abdelrahman Khaled Fouad

Verification Documentation of ALU

Verification Diagram



Verification plan

Label	Description	Stimulus generation	Functional Coverage
ALU_1	Testing add operation one with carry flag and one without carry flag	Randomized testing throughout the simulation	Bin for op = add coverage & bins for all a & b values
ALU_2	Testing XOR operation	Randomized testing throughout the simulation	Bin for op = XOR coverage & bins for all a & b values
ALU_3	Testing AND operation	Randomized testing throughout the simulation	Bin for op = AND coverage & bins for all a & b values
ALU_4	Testing OR operation	Randomized testing throughout the simulation	Bin for op = OR coverage & bins for all a & b values

Errors detected

1) Carry flag assertion error

- Carry (c) becomes high during non-add operations, which is incorrect.

2) Incorrect arithmetic and logical operations

- Some ADD, AND, XOR, and OR results do not match the expected golden model outputs.

3) Incorrect dependency in output logic

- The output behavior appears to depend improperly on operands a and b rather than being controlled correctly by the opcode.
- This indicates inefficient or incorrect ALU design implementation.

Functional Coverage

Name	Class Type	Coverage	Goal	% of Goal	Status	Include
/ALU_coverage_pkg/ALU_coverage		100.00%				
TYPE ALU_cg		100.00%	100	100.00...		✓
CVP ALU_cg::{#coverpoint_0#}		100.00%	100	100.00...		✓
CVP ALU_cg::{#coverpoint_1#}		100.00%	100	100.00...		✓
CVP ALU_cg::{#coverpoint_2#}		100.00%	100	100.00...		✓

Code Coverage

=====	=====
==== Instance: /ALU_top/DUT	
==== Design Unit: work.ALU	
=====	=====
Branch Coverage:	
Enabled Coverage	Bins
-----	-----
Branches	1025
	Hits
	1024
	Misses
	1
	Coverage
	99.90%
Statement Coverage:	
Enabled Coverage	Bins
-----	-----
Statements	1026
	Hits
	1026
	Misses
	0
	Coverage
	100.00%
Toggle Coverage:	
Enabled Coverage	Bins
-----	-----
Toggles	40
	Hits
	40
	Misses
	0
	Coverage
	100.00%