

SPI Verification Using SV




Testbench Structure



Verification

SPI Wrapper:

• Code Coverage



• Statement Coverage

```
Statements - by instance (/spi_wrapper_top/dut/SPI)
              20 always @(posedge clk)
     イイイイイト
              23 cs <= IDLE:
              29 always @(*) begin
              30 ns = cs :
              36 ns = CHK CMD
              40 ns = IDLE;
              43 ns = WRITE;
              45 ns = READ ADD;
              47 ns = READ_DATA;
              52 ns = IDLE;
              54 ns = WRITE:
              58 ns = IDLE;
              60 ns = READ_ADD;
              64 ns = IDLE;
              72 always @(posedge clk or negedge rst_n) begin
              74 counterl <= 9; //as the first bit entered will be the MSB
              75 counter2 <= 7; // as the first bit outted will be the MSB
              76 ADD_DATA_checker <= 1; // as reading address first is the default
              77 bus <= 0;
              79 rx_valid <= 0;
80 MISO <= 0; // making the default output is zero
              86 counter1 <= 9 : //to start the same process in other states without resetting
              87 counter2 <= 7 ;
              88 MISO <= 0;
              93 bus[counterl] <= MOSI;
              94 counterl <= counterl - 1; //decrement the counter to fill the whole output rx_data
              97 rx_valid = 1;
              98 rx_data <= bus ; //sending the parallel data to the RAM
             104 bus[counterl] <= MOSI;
             105 counter1 <= counter1 - 1;
                                               //decrement the counter to fill the whole output rx data
             108 rx valid <= 1;
             109 rx_data <= bus ; //sending the parallel data to the RAM
             110 ADD DATA checker <= 0; //(means that the read address is recieved) as when this state ends we will go to the READ DATA state
             116 bus[counter1] <= MOSI;
                                               //decrement the counter to fill the whole output rx_data
             120 rx valid <= 1:
             121 rx_data <= bus ; //sending the parallel data to the RAM
             122 counter1 <= 9 : //only and only in this case we will reset the counter as we won't go back to the IDLE state until the process ends

124 if(rx_valid == 1) rx_valid <= 0; //only and only in this case we will reset the rx_valid as we won't go back to the IDLE state until the process ends
             126 MISO <= tx_data[counter2]; //counter-2 as it it's an 8 bit bus not 10 bit bus
             127 counter2 <= counter2 - 1 ;
             130 ADD DATA checker <= 1; //(means that we should send another address for reading in the next time) so we will go to READ ADD state
```

• Branch Coverage

```
Branches - by instance (/spi_wrapper_top/dut/SPI)
 --- SPI_SLAVE.v
              24 else
              31 case(cs)
              32 IDLE : begin
              33 if(ss_n)
              35 else
              38 CHK CMD : begin
              39 if(ss_n)
              41 else begin
     _E_
             42 if((~ss_n) && (MOSI == 0))
44 else if ((~ss_n) && (MOSI == 1) && (ADD_DATA_checker == 1))
              46 else if ((~ss_n) && (MOSI == 1) && (ADD_DATA_checker == 0))
              50 WRITE : begin
              51 if(ss_n || counter1 == 4'bllll) //counter = -1(4'bllll = -1) means that the whole rx_bus is completed so go to state IDLE
              56 READ_ADD : begin
              57 if(ss_n || counter1 == 4'b1111)
              59 else
              62 READ_DATA : begin
              63 if(ss_n)
              65 else
              73 if (~rst_n) begin
              83 else begin
              84 if(cs == IDLE) begin
              91 else if(cs == WRITE) begin
             92 if (counterl >= 0)begin
              96 if(counterl == 4'bllll) begin//(4'bllll) means that the counter has the value -1 (the rx data is completed)
            102 else if (cs == READ_ADD) begin
     –E₩
            103 if (counterl >= 0)begin
            107 if(counterl == 4'bllll) begin//(4'bllll) means that the counter has the value -1 (the rx_data is completed)
            114 else if (cs == READ_DATA) begin
     −E<sub>173</sub>
            115 if (counterl >= 0)begin
             119 if(counter1 == 4'bll11) begin//(4'bll11) means that the counter has the value -1 (the rx_data is completed)
             124 if(rx_valid == 1) rx_valid <= 0; //only and only in this case we will reset the rx_valid as we won't go back to the IDLE state until the process ends
            125 if(tx_valid==1 && counter2 >=0)begin
129 if(counter2 == 3'bll1)begin
```

Branches - by instance (/spi_wrapper_top/dut/Ram)

```
RAM.v

21 if (!rst_n) begin //making the reset synchronous so the memory is synthesized as a block

26 end else begin

27 if (rx_valid) begin // Once rx_valid is high, then the din bus is completed

28 case (din[9:8])

XB

28.1 case

29 2'b00: begin


33 2'b01: begin


37 2'b10: begin

41 2'b11: begin // Read data in the address specified earlier and then send the data in dout and make tx_valid high
```


We got all cases except for unknown din[9:8] and as we also did not include default in the case statement but I did this to make a RAM block when synthesizing the design, check the design Repository for deeper understanding

• Toggle Coverage






Tx_data ,(tx_data & dout are the same signal), **is randomly generated** so if we increased the tests it is expected to **get 100% toggle coverage**




Verifying functionality


• Write state:



Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b00 as the state is write address (from Specs), so addr_wr has the value **0xe0**




Rx_data **is the same** as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b01 as the state is write **Data** (from Specs), so we will notice that some value **(0x5b)** has been written in memory **(in address 0x41)**




Another proof

• READ ADD state:




You will notice that rx_data and rx_data_ref have the same data (0x261), Most Significant two Bits of rx_data[9:8] = 2'b10 as the state is read address (from Specs)




Another proof, you will find that **addr_re** as well as **r_addr_ref** having the same value (0x30)

READ_DATA state (Randomized test):




In read data state, rx_data is sent **correctly** but we care about the MISO signal in this state, Most Significant two Bits of rx_data[9:8] = 2'b11 as the state is read **Data** (from Specs), since the write address is **not the same** as read address as it is **randomized** test so the data read from the memory will often be **unknown**




After rx_data is sent, we will notice the same behavior for MISO signal and MISO_ref signal which indicates the correctness of the design

READ DATA state (Directed test):

Since the read address is **not the same** as write **address so we usually expect an unknown behavior In the MISO signal (output signal)**, so I've created a nearly **directed tests** to read a real value from the memory (**make read address the same as any write address has a value in the memory**)



Tx_data signal now has a real value (0x14) which will be out on MISO signal




Tx_data_ref signal now has a real value (0x14) which will be out on MISO signal

• Memories Comparison:

We will compare the two memories values at specific addresses to see that **they** are matched





DUT memory




Reference memory

• Random snapshots:





• Full waveform:




Full waveform proves MISO error counter were never executed, so we **have no output mismatch** between the original design and the **reference model** in the **scoreboard file**


```
VSIM 43> run -all
# error count = 0, correct count = 1401
# ** Note: $stop : SPI_WRAPPER_MONITOR.sv(38)
# Time: 28020 ns  Iteration: 0  Instance: /spi_wrapper_top/MONITOR
# Break in Module spi_wrapper_monitor at SPI_WRAPPER_MONITOR.sv line 38
```


Ram:

Functional Coverage




Assertions:





• Verifying Functionality:




Transcript


```
* rowaring sv_sta.sta
# Loading work.ram top(fast)
# Loading work.ram if(fast 1)
# Loading work.RAM(fast)
# Loading work.shared_pkg(fast)
# Loading work.ram_transaction_pkg(fast)
# Loading work.RAM_TB_sv_unit(fast)
# Loading work.ram_tb(fast)
# Loading work.ram_scoreboard_pkg(fast)
# Loading work.ram_coverage_pkg(fast)
# Loading work.RAM MONITOR sv unit(fast)
# Loading work.ram monitor(fast)
VSIM 12> run -all
# error count = 0, correct count = 1001
 ** Note: $stop
                  : RAM MONITOR.sv(28)
    Time: 20020 ns Iteration: 0 Instance: /ram_top/MONITOR
# Break in Module ram monitor at RAM MONITOR.sv line 28
```

SPI slave:

Functional Coverage




Assertions:




Verifying functionality


Write state:



Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b00 as the state is write address (from Specs)




Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b01 as the state is **write Data** (from Specs)




Another proof

• READ_ADD state:




You will notice that rx_data and rx_data_ref have the same data (0x261), Most Significant two Bits of rx_data[9:8] = 2'b10 as the state is read address (from Specs)




Another proof


READ DATA state:



In read data state, rx_data is sent correctly but we care about the MISO signal in this state, Most Significant two Bits of rx_data[9:8] = 2'b11 as the state is read Data (from Specs)





After rx_data is sent, we will notice the same behavior for MISO signal and MISO_ref signal which indicates the correctness of the design




Another proof

• Random snapshots:






• Full waveform:



Full waveform proves **none of the error counters were executed**, so we **have no output mismatch** between the **original design** and **the reference model** in the scoreboard file



Full waveform with assertions shows that all assertions are passed

Note: Tx_data is always generating random data every clock, this is due to that we are verifying the SPI separately from the RAM (tx_data is a RAM output that should be received in the SPI slave), we will see the correct data in tx_data in verifying SPI_WRAPPER section

Transcript

```
# Loading work.spi slave top(fast)
# Loading work.spi slave if(fast 1)
# Loading work.SPI SLAVE(fast)
# Loading work.spi slave shared pkg(fast)
# Loading work.spi_slave_transaction_pkg(fast)
# Loading work.SPI_SLAVE_TB_sv_unit(fast)
# Loading work.spi_slave_tb(fast)
# Loading work.spi slave scoreboard pkg(fast)
# Loading work.spi_slave_coverage_pkg(fast)
# Loading work.SPI_SLAVE_MONITOR_sv_unit(fast)
# Loading work.spi_slave_monitor(fast)
VSIM 29> run -all
# error count = 0, correct count = 1001
# ** Note: $stop : SPI_SLAVE_MONITOR.sv(31)
   Time: 20020 ns Iteration: 0 Instance: /spi_slave_top/MONITOR
# Break in Module spi slave monitor at SPI SLAVE MONITOR.sv line 31
```