
SPI Using SV


Report is finished but needs final touches

Ram:



Coverage indicates: ?


```
# Loading sv std.std
# Loading work.ram top(fast)
# Loading work.ram if(fast 1)
# Loading work.RAM(fast)
# Loading work.shared pkg(fast)
# Loading work.ram transaction pkg(fast)
# Loading work.RAM TB sv unit(fast)
# Loading work.ram tb(fast)
# Loading work.ram_scoreboard_pkg(fast)
# Loading work.ram_coverage_pkg(fast)
# Loading work.RAM MONITOR sv unit(fast)
# Loading work.ram monitor(fast)
VSIM 12> run -all
# error count = 0, correct count = 1001
# ** Note: $stop
                  : RAM MONITOR.sv(28)
     Time: 20020 ns Iteration: 0 Instance: /ram top/MONITOR
# Break in Module ram monitor at RAM MONITOR.sv line 28
```



▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
/ /ram_top/dut/rst_n_c	SVA	1	Off	21	1	Unli	. 1	100%		-	0	0	0 r	ns 0	
/ram_top/dut/addr_wr_c	SVA	1	Off	313	1	Unli	. 1	100%		√	0	0	0 r	ns 0	
/ram_top/dut/addr_re_c	SVA	1	Off	151	1	Unli	. 1	100%		√	0	0	0 r	ns 0	
/ram_top/dut/w_data_c	SVA	1	Off	266	1	Unli	. 1	100%		√	0	0	0 r	ns 0	
/ram_top/dut/r_data_c	SVA	1	Off	123	1	Unli	. 1	100%		√	0	0	0 r	ns 0	
/ram_top/dut/tx_valid_c	SVA	1	Off	136	1	Unli	. 1	100%		■	0	0	0 r	ns 0	
/ram_top/dut/not_tx_valid_c	SVA	1	Off	730	1	Unli	. 1	100%		■	0	0	0 r	ns 0	
<pre>/ram_top/dut/not_rx_valid_c</pre>	SVA	1	Off	13	1	Unli	. 1	100%		1	0	0	0 r	ns 0	

	Msgs																														
/ram_top/dk	1'h1																_									_					
/ram_top/dut/MEM_DEPTH		00000100																													
/ram_top/dut/ADDR_SIZE	321000000008	00000008																													
/ram_top/dut/dk	1'h1																														
/ram_top/dut/rst_n	1h1			$\neg \neg$	\neg				T													=									
/ram_top/dut/rx_valid				T1111	W		m			$\neg \neg =$	\neg t \neg t	mm			-	ttmi	— (r	\Box	Tivr			$\neg \sqcap$	m		7 7		w				
/ram_top/dut/din	10'h130							(damen																							
/ram_top/dut/dout		(OC)		(00	09))) 	\Box			00-00			b—c	DC)-		Laf		-			to-o-					40 (14	(d3)		0 0		()) 52
/ram_top/dut/tx_valid	1'h0			n(ııı					ш		பாடா			_mn_		шш		டப		ш		شكت				u n_	للنائد	لل اللل	1111		
/ram_top/dut/memory	8'hxx 8'hxx 8'hxx	00((0)(0)(0)			XCXXCO	XDXC0.):DXX	-000	()((x	(UCCC)		W)000	X 10	$(\Box (b))$	10000	(C(0))	(0)(0)(0)	000	00000		E(0E)			000	=tacaa)	∞)XX(CX(XX)	(0)X=10	(OI (OI	(C((C()))))
/ram_top/dut/addr_wr		MAXIOCALID (COXIC)))))(X(X(X(X)X)	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0 <u>□</u> □(C(0)	000000000	00 000000000000000000000000000000000000		w)COXX	DOCKKKO		000000000000000000000000000000000000000		accorde:	(0000)00(1		())C()	XC00CC0			MCO.	∞)))]((((((CCOC)	(((0)(0)))	COLC COLC	(COXCOX)=((0)X(E	=(0)(0)(0)	3000000 D
/ram_top/dut/addr_re	8'he2		82 () ((1)))((83)	50 000	0 ()65		(X)(C)(C))) () (o			DICO EL			XXX	0000000	(af		b(±)(40)	X(C)(X))(((()	XXXXX)(((()()(X)(IIIXX)	48 (()))) = (()	D(0)(0)(0)
/ram_top/dut/rst_n_c	INACTIVE	t t																													
/ram_top/dut/addr_wr_c	INACTIVE	THE REAL PROPERTY.		than time			u Luman	2000	recently.	LL THE		Distriction of	L II VI		il LL IIII		WEU			1 11 11 1		<u> 1000</u>		1111	manaran.	шши	DULLE LEE	****		17.M	*****
/ram_top/dut/addr_re_c	INACTIVE	10.000						** **			# 1			1111.1	LARLA L							* *	A 444			# ##	- 41		100		
/ram_top/dut/w_data_c	ACTIVE	10 000	marini i	CALL THAT	NULL VIOLE		1.000	200	TION.	110	minu		****			####	AAAH)		UL UI	AMARIA	Limital	tiffit t				17.00	1111	L'IIIL TUIL			1 Lil UNI
/ram_top/dut/r_data_c	INACTIVE			TILL.				44								100			1		200	ULU				20 20	音を全				
	INACTIVE	1000.0		THE PARTY NAMED IN				44								100					100	ULU					#11				
/ram_top/dut/not_tx_valid_c	ACTIVE	E 100 00	DIE DET		0.4 (10	1 1000 110	DOLE I		10.10.01	LITTLE IN COL	ш и		F 1 II	1 10 12	10.11.0	10 0011			7 IL II I		4 0 00			in in	1111111		001	11111	7 1 00		THE R P. LEW
/ram_top/dut/not_rx_valid_c	INACTIVE																														


SPI slave:



Coverage indicates: ?


```
Loading work.spi_slave_top(fast)
# Loading work.spi_slave_if(fast__1)
# Loading work.SPI_SLAVE(fast)
# Loading work.spi_slave_shared_pkg(fast)
# Loading work.spi_slave_transaction_pkg(fast)
# Loading work.SPI_SLAVE_TB_sv_unit(fast)
# Loading work.spi_slave_tb(fast)
# Loading work.spi slave scoreboard pkg(fast)
# Loading work.spi slave coverage pkg(fast)
# Loading work.SPI SLAVE MONITOR sv unit(fast)
# Loading work.spi slave monitor(fast)
VSIM 29> run -all
# error count = 0, correct count = 1001
                   : SPI SLAVE MONITOR.sv(31)
 ** Note: $stop
     Time: 20020 ns Iteration: 0 Instance: /spi slave top/MONITOR
ŧ
 Break in Module spi_slave monitor at SPI_SLAVE_MONITOR.sv line 31
```

MISO signal is always correct




Verifying functionality


Write state:



Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b00 as the state is write **address** (from Specs)




Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b01 as the state is write **Data** (from Specs)




Another proof

• READ_ADD state:




You will notice that rx_data and rx_data_ref have the same data (0x261), Most Significant two Bits of $rx_data[9:8] = 2'b10$ as the state is read **address** (from Specs)




Another proof


READ_DATA state:



In read data state, rx_{data} is sent correctly but we care about the MISO signal in this state, Most Significant two Bits of $rx_{data}[9:8] = 2'b11$ as the state is read **Data** (from Specs)





After rx_data is sent, we will notice the same behavior for MISO signal and MISO_ref signal which indicates the correctness of the design




Another proof


Random snapshots :








• Full waveform:



Full waveform proves none of the error counters were executed, so we have no output mismatch between the original design and the reference model in the scoreboard file




Full waveform with assertions shows that all assertions are passed

Notes:

• Tx_data is always generating random data every clock, this is due to that we are verifying the SPI separately from the RAM (tx_data is a RAM output that should be received in the SPI slave), we will see the correct data in tx_data in verifying SPI_WRAPPER section

SPI Wrapper:



Coverage indicates: ?

Code Coverage:

Statement Coverage:

```
Statements - by instance (/spi_wrapper_top/dut/SPI)
              20 always @(posedge clk)
    イイイイイト
              23 cs <= IDLE:
              25 cs <= ns ;
              29 always @(*) begin
              30 ns = cs ;
              34 ns = IDLE;
              36 ns = CHK_CMD;
              40 ns = IDLE;
    43 ns = WRITE;
              45 ns = READ_ADD;
47 ns = READ_DATA;
              52 ns = IDLE;
              54 ns = WRITE;
              58 ns = IDLE;
              60 ns = READ_ADD;
              64 ns = IDLE;
              66 ns = READ_DATA;
              72 always @(posedge clk or negedge rst_n) begin
              74 counterl <= 9; //as the first bit entered will be the MSB
              75 counter2 <= 7; // as the first bit outted will be the MSB
              76 ADD_DATA_checker <= 1; // as reading address first is the default
              77 bus <= 0;
              78 rx_data <= 0;
              79 rx_valid <= 0;</pre>
              80 MISO <= 0; // making the default output is zero
              85 rx_valid <= 0;
              86 counterl <= 9 ; //to start the same process in other states without resetting
              87 counter2 <= 7 ;
              88 MISO <= 0;
              93 bus[counterl] <= MOSI;
              94 counterl <= counterl - 1; //decrement the counter to fill the whole output rx_data
              97 rx_valid = 1;
              98 rx data <= bus ; //sending the parallel data to the RAM
             104 bus[counterl] <= MOSI;
             105 counterl <= counterl - 1; //decrement the counter to fill the whole output rx_data
             108 rx valid <= 1;
             109 rx_data <= bus ; //sending the parallel data to the RAM
             110 ADD_DATA_checker <= 0; //(means that the read address is recieved) as when this state ends we will go to the READ_DATA state
             116 bus[counter1] <= MOSI;
             117 counter1 <= counter1 - 1;
                                              //decrement the counter to fill the whole output rx_data
             120 rx valid <= 1;
             121 rx_data <= bus ; //sending the parallel data to the RAM
             122 counter1 <= 9 ; //only and only in this case we will reset the counter as we won't go back to the IDLE state until the process ends
             124 if(rx_valid == 1) rx_valid <= 0; //only and only in this case we will reset the rx_valid as we won't go back to the IDLE state until the process ends 126 MISO <= tx_data[counter2] ; //counter-2 as it it's an 8 bit bus not 10 bit bus
             127 counter2 <= counter2 - 1
             130 ADD DATA checker <= 1; // (means that we should send another address for reading in the next time) so we will go to READ ADD state
```

```
Statements - by instance (/spi_wrapper_top/dut/Ram)
□-3 RAM.v
              20 always @(posedge clk) begin
              22 dout <= 8'b0;
              23 tx valid <= 1'b0;
              24 addr_wr <= 8'b0;
              25 addr_re <= 8'b0;
             30 addr_wr <= din[7:0]; // Write address
              31 tx valid <= 1'b0;</pre>
             34 memory[addr wr] <= din[7:0]; // Write data in the address specified earlier
              35 tx valid <= 1'b0;
              38 addr re <= din[7:0]; // Read address
              39 tx_valid <= 1'b0;
              42 dout <= memory[addr_re];
              43 tx_valid <= 1'b1;
```

Branch Coverage:


```
Branches - by instance (/spi_wrapper_top/dut/SPI)
-W SPI_SLAVE.v
                22 if (~rst n)
    √
√
               24 else
               31 case(cs)
     1 / / / E
               32 IDLE : begin
               33 if(ss_n)
               35 else
               38 CHK_CMD : begin
               39 if(ss_n)
      -V
E™
               41 else begin
               42 if((~ss_n) && (MOSI == 0))
               44 else if ((~ss_n) && (MOSI == 1) && (ADD_DATA_checker == 1))
46 else if ((~ss_n) && (MOSI == 1) && (ADD_DATA_checker == 0))
               50 WRITE : begin
                51 if(ss_n || counterl == 4'bllll) //counter = -1(4'bllll = -1) means that the whole rx_bus is completed so go to state IDLE
               56 READ ADD : begin
               57 if(ss_n || counter1 == 4'b1111)
               62 READ_DATA : begin
               63 if(ss_n)
               73 if (~rst_n) begin
               83 else begin
84 if(cs == IDLE) begin
               91 else if(cs == WRITE) begin
      En
               92 if (counterl >= 0)begin
96 if(counterl == 4'bllll) begin//(4'bllll) means that the counter has the value -1 (the rx_data is completed)
              102 else if (cs == READ_ADD) begin
      En 🗸
              103 if (counterl >= 0)begin
107 if(counterl == 4'bill1) begin//(4'bll11) means that the counter has the value -1 (the rx data is completed)
              114 else if (cs == READ_DATA) begin
               115 if (counterl >= 0)begin
              119 \ \ \text{if} \ (\text{counterl} \ \text{==} \ 4' \text{blll}) \ \ \text{begin} \ / \ (4' \text{blll}) \ \ \text{means that the counter has the value} \ \ -1 \ \ (\text{the rx\_data is completed})
              124 if(rx_valid == 1) rx_valid <= 0; //only and only in this case we will reset the rx_valid as we won't go back to the IDLE state until the process ends
               125 if(tx_valid==1 && counter2 >=0)begin
              129 if(counter2 == 3'bll1)begin
```


```
Branches - by instance (/spi_wrapper_top/dut/Ram)
```

```
⊟∗≰ RAM.v
            21 if (!rst n) begin //making the reset synchronous so the memory is synthesized as a block
            27 if (rx_valid) begin // Once rx_valid is high, then the din bus is completed
            28 case (din[9:8])
                28.1 case
            29 2'b00: begin
            33 2'b01: begin
            37 2'b10: begin
            41 2'bll: begin // Read data in the address specified earlier and then send the data in dout and make tx_valid high
```

We got all cases except for unknown din[9:8] and as we also did not include default in the case statement but I did this to make a RAM block when synthesizing the design, check the design Repository for deeper understanding


• Toggle Coverage:






Tx_data ,(tx_data & dout are the same signal), is randomly generated so if we increased the tests it is expected to get 100% toggle coverage

• FSM Coverage:




Verifying functionality


• Write state:



Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b00 as the state is write **address** (from Specs), so **addr_wr** has the value 0xe0




Rx_data is the same as rx_data_ref and also rx_valid is the same as rx_valid_ref, and the states are the same, notice that the Most Significant two Bits of rx_data[9:8] = 2'b01 as the state is write **Data** (from Specs), so we will notice that some value (0x5b) has been written in memory (in address 0x41)




Another proof

• READ ADD state:




You will notice that rx_data and rx_data_ref have the same data (0x261), Most Significant two Bits of $rx_data[9:8] = 2'b10$ as the state is read **address** (from Specs)




Another proof, you will find that addr_re as well as r_addr_ref having the same value (0x30)

READ_DATA state (Randomized test):




In read data state, rx_data is sent correctly but we care about the MISO signal in this state, Most Significant two Bits of rx_data[9:8] = 2'b11 as the state is read **Data** (from Specs), since the write address is **not the same** as read address as it is **randomized** test so the data read from the memory will often be **unknown**




After rx_data is sent, we will notice the same behavior for MISO signal and MISO_ref signal which indicates the correctness of the design

• READ_DATA state (Directed test):

Since the the read address is not the same as write address so we usually expect an unknown behavior In the MISO signal (output signal), so I created a nearly directed tests to read a real value from the memory (make read address the same as any write address has a value in the memory)



Tx_data signal now has a real value (0x14) which will be out on MISO signal



Tx_data_ref signal now has a real value (0x14) which will be out on MISO signal

• Memories Comparison:

We will compare the two memories values at specific addresses to see that they are matched





DUT memory




Reference memory

• Random snapshots:





• Full waveform:



Full waveform proves MISO error counter were never executed, so we have no output mismatch between the original design and the reference model in the scoreboard file

```
VSIM 43> run -all
# error count = 0, correct count = 1401
# ** Note: $stop : SPI_WRAPPER_MONITOR.sv(38)
# Time: 28020 ns Iteration: 0 Instance: /spi_wrapper_top/MONITOR
# Break in Module spi_wrapper_monitor at SPI_WRAPPER_MONITOR.sv line 38
```