Name

Mohamed Ahmed Mohamed Hussein

Spartan 6-DSP48A1



Introduction to DSP Blocks in FPGAs

Digital Signal Processing (DSP) Blocks are specialized hardware components within Field-Programmable Gate Arrays (FPGAs) designed to efficiently perform complex mathematical operations required in digital signal processing tasks. These blocks are crucial for applications that involve real-time processing of signals, such as audio and video processing, communications, and control systems.

Key Functions of DSP Blocks

1. Multiplication and Accumulation:

 DSP blocks are optimized for performing multiply-accumulate operations, which are fundamental to many DSP algorithms. These operations can be executed in a single clock cycle, significantly speeding up processing times compared to using general-purpose logic.

2. Arithmetic Operations:

 Besides multiplication, DSP blocks can perform a variety of arithmetic operations such as addition, subtraction, and division. They are designed to handle these operations with high precision and efficiency.

3. Filtering:

o In signal processing, filtering is a common operation used to remove unwanted components from a signal. DSP blocks can implement various types of filters (e.g., FIR, IIR) with high performance, which is essential for applications like audio signal processing and communication systems.

4. Fourier Transform:

 DSP blocks can accelerate the computation of Fourier transforms, which are used to convert signals from the time domain to the frequency domain. This is particularly useful in applications such as spectral analysis and modulation/demodulation in communications.

5. Signal Modulation and Demodulation:

• These blocks are capable of handling complex modulation and demodulation schemes, which are critical in modern digital communication systems.

6. Data Compression and Decompression:

 DSP blocks can be used to implement algorithms for data compression and decompression, which are vital for efficient storage and transmission of data.

Advantages of Using DSP Blocks in FPGAs

High Performance:

 DSP blocks provide high-speed processing capabilities, enabling real-time signal processing.

• Resource Efficiency:

 They offload computationally intensive tasks from the general-purpose logic, freeing up FPGA resources for other functions.

• Flexibility:

o The configurability of FPGAs allows designers to tailor DSP blocks to specific applications, achieving optimal performance for diverse tasks.

• Parallelism:

 Multiple DSP blocks can operate in parallel, offering significant advantages in terms of processing throughput for large-scale signal processing tasks.

Spartan-6 DSP48A1 Block

The **Spartan-6** family of FPGAs from Xilinx includes the **DSP48A1** block, a versatile and powerful DSP slice designed to deliver high-performance digital signal processing capabilities. The DSP48A1 block supports the following features:

- 25 x 18-bit two's complement multiplication
- 48-bit addition/subtraction
- Dedicated cascaded routing for efficient pipelining
- Pre-adder functionality for symmetric FIR filter implementations

The DSP48A1 block is an essential component for implementing high-speed digital signal processing algorithms in Spartan-6 FPGAs, providing the necessary hardware acceleration for applications requiring intensive mathematical computations.

QuestaSim Snippets:

Before beginning I want to clarify some notes:

- I divided the test bench to 7 cases and as so will be the snippets, the divided cases were explained well in the test bench code above
- I removed all the resets and clock enables from the snippets except for (RSTA, CEA) that all the other resets are the same as RSTA and all other clock enables are the same as CEA, and I've done that so by that the snippets will be more detectable
- I arranged the signals in an order that the more related signals are above or below each other to give more readability
- In each case I might take some of the following case as the output is showed after a one positive edge from changing the opmode_out
- Focus on the signals has (out) in it's name
- Happy tracing!

• Case 1:

 /DSP48A1_tb/A	18'h00014	00000	0001c		00019		0001e		00014		0001f
<u></u>	18'h00006	00000	0000c		00000		00005		00006		00007
💶 🥎 /DSP48A1_tb/BCIN	18'h0000d	00000	0000c		00008		00006		0000d		0000e
<u></u>	18'h0001c	00000	00008		0001b		00010		0001c		0000c
≖ – <pre>/DSP48A1_tb/C</pre>	48'h000000000017	000000000000	0000000	0007	00000000	0011	00000000	0017			
💶 🥠 /DSP48A1_tb/PCIN	48'h000000000000f	000000000000	0000000	00016	00000000	0002	00000000	001e	0000000	0000f	00000000
💶 🥠 /DSP48A1_tb/dut/B_in	18'h00006	00000	0000c		00000		00005		00006		00007
💶 🥠 /DSP48A1_tb/dut/mux_opmode4	18'h00005	00000		0000c		00000		00005		00016	
∓- /DSP48A1_tb/BCOUT	18'h00005	00000		0000c		00000		00005		00016	
∓ - /DSP48A1_tb/OPMODE	8'b01010001	(00000000	1100000		11100000		01100000		0101000	1	1001000
∓ - /DSP48A1_tb/dut/OPMODE_OUT	8'b01100000	(00000000		1100000	0	11100000		01100000	o e	0101000	1
/DSP48A1_tb/CARRYIN	1'h1										
/DSP48A1_tb/dk	1'h0										
+	36'h000000096	00000000		0000001	50	00000000	0	00000009)6	0000001	b8
<u>+</u> - ∜ /DSP48A1_tb/M	36'h000000000	(00000000				00000015	0	00000000	00	0000000	96
± → /DSP48A1_tb/P	48'h0000000000000	(0000000000000								0000000	00001
+	48'h0000000000000	(000000000000								10000000	00001
+	48'h0000000000001	(000000000000						00000000	00001	0000000	00097
/DSP48A1_tb/dut/carry_out_post	1'h0										
/DSP48A1_tb/CARRYOUT	1'h0										
/DSP48A1_tb/CARRYOUTF	1'h0										
+	18'h0001e	(00000		0001c		00019		0001e		00014	
+	18'h00005	(00000		0000c		00000		00005		00006	
+	18'h00010	(00000		00008		0001b		00010		0001c	
+	48'h000000000017	(000000000000		0000000	00007	00000000	0011	00000000	00017		
+	18'h0000b	(00000		3fffc		0001b		0000b		00016	
🛨 👉 /DSP48A1_tb/dut/ACOUT	18'h0001e	(00000		0001c		00019		0001e		00014	
+	48'h0000000000000	(0000000000000								0000000	00096
+	48'h0000000000000	(000000000000									
/DSP48A1_tb/dut/carry_in_casca	1'h1										
/DSP48A1_tb/dut/CIN	1'h1										
√ /DSP48A1_tb/CEA	1'h1										
/DSP48A1_tb/RSTA	1'h0										

• Case 2 :

(1) →	Msgs									
∓-	18'h00008	00014	0001f		00005		00018		0000	≣
+- /DSP48A1_tb/B	18'h00001		00007		100005 10000e		00001		00000	Ī
+- /DSP48A1_tb/BCIN	18'h0000f		00007 0000e		100002		00001		0000	
+- /DSP48A1_tb/D	18'h00015	0000d	0000c		00002 0001b		00000		0001	
+- /DSP48A1_tb/C	48'h0000000000017	00000000001			, 000 ID		,00000		0001	
+ /DSP48A1_tb/PCIN	48'h000000000017		00000000	000-	1 00000000	0012	1 00000000	0002	00000	0
+- /DSP48A1 tb/dut/B in	18'h00001	00000	0000000	JUUUC	100000000 10000e	0012	0000000	0002	00000	U
+- / DSP48A1_tb/dut/mux_opmode4	18'h3ffff	100016	00007	00013	,00000	0000d	,00001	3ffff		
+-4 /DSP48A1_tb/BCOUT	18'h3ffff	00016		00013		1 0000d		3ffff		
+- /DSP48A1 tb/OPMODE	8'b11110010	01010001	10010001		11010001		11110010			
/DSP48A1_tb/dut/OPMODE_OUT	8'b11110010	01010001		10010001		11010001		11110010		
/ /DSP48A1 tb/CARRYIN	1'h0	(01010001		, 10010001		, 11010001		, 11110010		
◆ /DSP48A1 tb/dk	1'h0				-					
	36'h0005fffe8	7 000000 1b		100000024		100000004	1	0005fffe8		
F-/ /DSP48A1_tb/M	36'h0000000041	100000018		00000002- 00000001b		00000004		1 000000004		
- /DSP48A1_tb/P	48'hffffffffdb3	100000000		1 00000001		, fffffffffe4		ffffffffdb		
+	48'hfffffffdb3	100000000		100000000		ffffffffe4		fffffffdb		
	48'h00000000024d	00000000		ffffffffe4		ffffffffdb		00000000		
/ /DSP48A1_tb/dut/carry_out_post	1'h1	7,0000000	0037	, illillille	0	MITTITION	J	, 00000000	027u	
/ /DSP48A1 tb/CARRYOUT	1'h1									
/ /DSP48A1_tb/CARRYOUTF	1'h1									
	18'h00018	00014		0001f		00005		00018		
/DSP48A1 tb/dut/B OUT	18'h00001	100006		100007		100005		00001		
	18'h00000	0001c		100007		0000E		100000		
	48'h00000000000017	0000000001	7	,00000		, 000 ID		, 00000		
	18'h3ffff	000000001		00013		1 0000d		3ffff		
/DSP48A1 tb/dut/ACOUT	18'h00018	00016		00015 0001f		00000		00018		
/ /DSP48A1 tb/dut/X OUT	48'hfffffffdb3	00000000	0006	100000000	0.160	1 000000	0244	ffffffffdb	2	
- / DSP48A1 tb/dut/Z OUT	48'h0000000000000	000000000		, 00000000	U 1D0	, 00000000	024u	, IIIIIIIIII	3	
/ /DSP48A1_tb/dut/carry_in_casca	1'h1	0000000000	U							
/ /DSP48A1 tb/dut/CIN	1'h0									
/ /DSP48A1 tb/CEA	1'h1									
/ /DSP48A1_D/CEA // /DSP48A1_tb/RSTA	1'h0									
/ /USP HOAT_W/KSTA	1110									

• Case 3:

<u> </u>											=
II - / /DSP48A1_tb/A	18'h00013	00018	80000		0000d		00018		000	3	
-	18'h00005	00001					00005				
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	18'h0000e	00009	0000f		80000		00002		0000	e	
∓ - ∜ /DSP48A1_tb/D	18'h0000f	00000	00015		00017		00002		0000	f	
∓ – ∜ /DSP48A1_tb/C	48'h000000000017	0000000	00017								
IIII IIII IIII IIII IIII IIII IIII	48'h000000000019	0000	00000000	00014	00000000	001d	00000000	0011	0000	0000	00
II - ✓ /DSP48A1_tb/dut/B_in	18'h00005	00001					00005				
I → /DSP48A1_tb/dut/mux_opmode4	18'h00007	3fffff		00014		00016		00007			0
→ /DSP48A1_tb/BCOUT	18'h00007	3fffff		00014		00016		00007			0
→ /DSP48A1_tb/OPMODE	8'b00110011	1111001	0				00110011				
■ /DSP48A1_tb/dut/OPMODE_OUT III III III III III III III	8'b00110011	1111001	0					00110011			
/DSP48A1_tb/CARRYIN	1'h1										Ī
<pre>/DSP48A1_tb/dk</pre>	1'h0										
-/ /DSP48A1_tb/dut/multiplier_out	36'h0000000a8	0005fffe	8	0000000	aO	00000011	e	0000000a	8		O
 /DSP48A1_tb/M	36'h00000011e	0000000	41	0005fffe8	3	0000000a	0	00000011	e		0
→ /DSP48A1_tb/P	48'h00000000024d	ffffffff	b 3	00000000	024d	ffffffffdb	2	00000000	024d		0
II-/ /DSP48A1_tb/PCOUT	48'h000000000024d	ffffffff	b3	00000000	024d	ffffffffdb	2	00000000	024d		O
■ /DSP48A1_tb/dut/post_out In the property of the	48'h00f000600008	0000000	0024d	ffffffffdl	2	00000000	024d	00200	00fc	D	0
/DSP48A1_tb/dut/carry_out_post	1'h0										
/DSP48A1_tb/CARRYOUT	1'h1										
/DSP48A1_tb/CARRYOUTF	1'h1										
-/ /DSP48A1_tb/dut/A_OUT	18'h00018	00018		00008		0000d		00018			0
I → /DSP48A1_tb/dut/B_OUT	18'h00005	00001						00005			F
-/ /DSP48A1_tb/dut/D_OUT	18'h00002	00000		00015		00017		00002			0
-/ /DSP48A1_tb/dut/C_OUT	48'h0000000000017	0000000	00017								
	18'h00007	3ffff		00014		00016		00007			0
-/ /DSP48A1_tb/dut/ACOUT	18'h00018	00018		00008		0000d		00018			0
IDSP48A1_tb/dut/X_OUT IDSP48A1_tb/dut/X_OUT	48'h00f000600007	ffffffff	b3	00000000	0024d	ffffffffdb	2	00200	oofc	D	0
IDSP48A1_tb/dut/Z_OUT IDSP48A1_tb/dut/Z_OUT	48'h0000000000000	0000000	00000								
/DSP48A1_tb/dut/carry_in_casca	1'h1										
/DSP48A1_tb/dut/CIN	1'h1										
/DSP48A1_tb/CEA	1h1										
/DSP48A1_tb/RSTA	1'h0										
h -											

• Case 4:

Case 4.	Maga									
+-/-/ /DSP48A1_tb/A	18'h00017	00018	00013		10000b		100001		00017	
+- /DSP48A1 tb/B	18'h0000d	00005	,00013		100008		,00001		0000d	
+- /DSP48A1_tb/BCIN	18'h00008		10000e		00001				00008	
∓- / /DSP48A1_tb/D	18'h00003		10000f		00001 0001a		00018		00003	
+- /DSP48A1_tb/C	48'h0000000000017	000000			00010		00010			
∓- /DSP48A1_tb/PCIN	48'h0000000000001	0000	0000000	00019	00000000	00018	00000000	0002	00000	000000
- /DSP48A1_tb/dut/B_in	18'h0000d	00005			00008				0000d	
-/ /DSP48A1_tb/dut/mux_opmode4	18'h00020	00007		00014		00022		00020		000
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	18'h00020	00007		00014		00022		00020		000
III III III III III III III	8'b00010100	001100	11				00010100			
-/ /DSP48A1_tb/dut/OPMODE_OUT	8'b00010100	001100	11					00010100		
♦ /DSP48A1_tb/CARRYIN	1'h1									
√DSP48A1_tb/dk	1'h0									
II → /DSP48A1_tb/dut/multiplier_out	36'h000000020	000000	0a8	0000001	7c	0000001	76	00000002	20	000
	36'h000000176	000000	11e	0000000	a8	0000001	7c	00000017	76	000
	48'h0180002c0023	000000	00024d	00f00060	8000	01a0004	0015	01800020	0023	000
 → /DSP48A1_tb/PCOUT	48'h0180002c0023	000000	00024d	00f00060	8000	01a0004	0015	0180002c	0023	000
→ /DSP48A1_tb/dut/post_out	48'h0000000000002	0020	00f00	00f00	01a00	01a00	01800	00000	00000	000
/DSP48A1_tb/dut/carry_out_post	1'h0									
/DSP48A1_tb/CARRYOUT	1'h0									
/DSP48A1_tb/CARRYOUTF	1'h0									
₽- /DSP48A1_tb/dut/A_OUT	18'h00001	00018		00013		0000b		00001		000
+-/ /DSP48A1_tb/dut/B_OUT	18'h00008	00005				00008				000
	18'h00018	00002		0000f		0001a		00018		000
IDSP48A1_tb/dut/C_OUT IDSP48A1_tb/dut/C_OUT	48'h000000000017	000000	000017							
 → /DSP48A1_tb/dut/pre_out	18'h00020	00007		00014		00022		00020		000
→ /DSP48A1_tb/dut/ACOUT	18'h00001	00018		00013		0000b		00001		000
IDSP48A1_tb/dut/X_OUT IDSP48A1_tb/dut/X_OUT	48'h0000000000000	0020	00f00	00f00	01a00	01a00	01800	00000000	0000	
IDSP48A1_tb/dut/Z_OUT IDSP48A1_tb/dut/Z_OUT	48'h0000000000001	000000	000000					00000	00000	000000
/DSP48A1_tb/dut/carry_in_casca	1'h0									
/DSP48A1_tb/dut/CIN	1'h1									
/DSP48A1_tb/CEA	1'h1									
♦ /DSP48A1_tb/RSTA	1'h0									

• Case 5:

, _ *	l-laga								
→ /DSP48A1_tb/A	18'h00014	00001 00017		00015		00009		00014	
<u>∓</u> /DSP48A1_tb/B	18'h00005	00008 0000d		0000a		00006		00005	
+	18'h0000f	00001 00008		00009		0000a		0000f	
<u>+</u> _ √ /DSP48A1_tb/D	18'h00003	00018 000003		00016		0001f		00003	
<u>-</u> / /DSP48A1_tb/C	48'h000000000017	000000000017							
	48'h000000000001e	000 0000000	00001	0000000	00013	00000000	0000	00000	00000
+	18'h00005	00008 0000d		0000a		00006		00005	
+	18'h00006	00020	00010		00020		00006		(0)
	18'h00006	00020	00010		00020		00006		(0)
+	8'b00001000	00010100				00001000)		
+	8'b00001000	00010100					0000100	0	
√ /DSP48A1_tb/CARRYIN	1'h0								
√ /DSP48A1_tb/dk	1'h0								
+	36'h000000036	000000020	0000001	70	0000002	a0	0000000	36	00
∓ - ∜ /DSP48A1_tb/M	36'h0000002a0	000000176	0000000	20	0000001	70	0000002	a0	0(
± → /DSP48A1_tb/P	48'h0000000000000	0180002c0023	0000000	00002	0000000	00013	0000000	00000	
+	48'h0000000000000	0180002c0023	0000000	00002	0000000	00013	0000000	00000	
+	48'h0000000000000	000 00000	00000	0000000	00013	00000000	0000		
/DSP48A1_tb/dut/carry_out_post	1'h0								
√ /DSP48A1_tb/CARRYOUT	1'h0								
/DSP48A1_tb/CARRYOUTF	1'h0								
+	18'h00009	00001	00017		00015		00009		00
+	18'h00006	80000	0000d		0000a		00006		00
+	18'h0001f	00018	00003		00016		0001f		00
+	48'h000000000017	000000000017							
+	18'h00025	00020	00010		00020		00025		(00
∓- /DSP48A1_tb/dut/ACOUT	18'h00009	00001	00017		00015		00009		(00
+	48'h0000000000000	000000000000							
+	48'h0000000000000	000 0000000	00001	0000000	00013	(00000000	0000		
//DSP48A1_tb/dut/carry_in_casca.	. 1'h0								
/DSP48A1_tb/dut/CIN	1'h0								
√ /DSP48A1_tb/CEA	1'h1								
/DSP48A1 tb/RSTA	1'h0							T	

• Case 6:

≙ 1 +	Msgs								
∓/_/DSP48A1_tb/A	18'h00009	00 00014		0000e		00013		00009	
- /DSP48A1_tb/B	18'h00009	00 00005		0000d		00003		00009	
T-4 /DSP48A1_tb/BCIN	18'h00001	00 0000f		00008		0000c		00001	
-	18'h0001e	00 (00003		0001a		00011		0001e	
∓ - ∜ /DSP48A1_tb/C	48'h000000000017	000000000017							
III— /DSP48A1_tb/PCIN	48'h000000000000d	00 (0000000000	1e	0000000000	2	0000000000	1d	00000000	00d
-/ /DSP48A1_tb/dut/B_in	18'h00009	00 (00005		0000d		00003		00009	
-/ /DSP48A1_tb/dut/mux_opmode4	18'h00003	00006	00005		0000d		00003		0000
I → /DSP48A1_tb/BCOUT	18'h00003	00006	00005		0000d		00003		0000
IDSP48A1_tb/OPMODE IDSP48A1_tb/OPMODE	8'b00001100	00001000				00001100			
-/ /DSP48A1_tb/dut/OPMODE_OUT	8'b00001100	00001000					00001100		
♦ /DSP48A1_tb/CARRYIN	1'h0								
√ /DSP48A1_tb/dk	1'h0								
-/ /DSP48A1_tb/dut/multiplier_out	36'h000000039	000000036	000000064		0000000b6		000000039		0000
	36'h0000000b6	0000002a0	000000036		000000064		0000000b6		0000
∓ - √ /DSP48A1_tb/P	48'h0000000000000	00000000000							0000
II - √ /DSP48A1_tb/PCOUT	48'h0000000000000	00000000000							0000
-/ /DSP48A1_tb/dut/post_out	48'h0000000000017	00000000000					0000000000	17	
/DSP48A1_tb/dut/carry_out_post	1'h0								
√ /DSP48A1_tb/CARRYOUT	1'h0								
√ /DSP48A1_tb/CARRYOUTF	1'h0								
II → /DSP48A1_tb/dut/A_OUT	18'h00013	00009	00014		0000e		00013		0000
∓ - √ /DSP48A1_tb/dut/B_OUT	18'h00003	00006	00005		0000d		00003		0000
- /DSP48A1_tb/dut/D_OUT	18'h00011	0001f	00003		0001a		00011		0001
∓ - /DSP48A1_tb/dut/C_OUT	48'h0000000000017	000000000017							
∓ - √ /DSP48A1_tb/dut/pre_out	18'h00014	00025	00008		00027		00014		0002
I → /DSP48A1_tb/dut/ACOUT	18'h00013	00009	00014		0000e		00013		0000
 DSP48A1_tb/dut/X_OUT	48'h0000000000000	000000000000							
-/ /DSP48A1_tb/dut/Z_OUT	48'h0000000000017	000000000000					0000000000	17	
/psp48A1_tb/dut/carry_in_casca	1'h0								
/DSP48A1_tb/dut/CIN	1'h0								
√DSP48A1_tb/CEA	1'h1								
/DSP48A1_tb/RSTA	1'h0								

• Case 7:


Msgs	
DSP48A1_tb/BCIN	
DSP48A1_tb/BCIN	
DSP48A1_tb/D	
DSP48A1_tb/C	
□ DSP48A1_tb/CUN □ DSP48A1_tb/PCIN □ DSP48A1_tb/BCIN □ DSP48A1_tb/BCIN □ DSP48A1_tb/BCIN □ DSP48A1_tb/BCIN □ DSP48A1_tb/BCOUT □ DSP4BA1_tb/BCOUT □ DSP4BA1_tb	
DSP48A1_tb/dut/mux_opmode4 18h00004 00009 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 000004 0000004 00000000	
C→ /DSP48A1_tb/BCOUT 18h00004 00003 00009 000004 C→ /DSP48A1_tb/BCOUT 18h00004 00003 00009 000004 C→ /DSP48A1_tb/DMODE_OUT 8b00001100 00001100 00001100 C→ /DSP48A1_tb/CARRYIN 1h1 00001100 00001100 C→ /DSP48A1_tb/Cut/multiplier_out 36h000000020 000000051 0000000000 C→ /DSP48A1_tb/P 48h0000000017 00000000017 00000000017 C→ /DSP48A1_tb/PCOUT 48h0000000017 00000000017 00000000017	
C → DSP48A1_tb/ROOUT 18h00004 00003 00009 00004 C → DSP48A1_tb/ROMODE_OUT 8b00001100 00001100 C → DSP48A1_tb/CARRYIN 1h1 00001100 A DSP48A1_tb/CARRYIN 1h1 00001100 C → DSP48A1_tb/Aut/multiplier_out 36h000000020 0000 000000051 C → DSP48A1_tb/ROUT 48h0000000017 0000 0000000017 C → DSP48A1_tb/ROUT 48h0000000017 0000 0000000017 C → DSP48A1_tb/ROUT 48h0000000017 0000 0000000017	
E → //DSP48A1_tb/OPMODE 8500001100 00001100 C → //DSP48A1_tb/dx/OPMODE_OUT 8500001100 00001100 D/DSP48A1_tb/cARRYIN 1h1 00001100 C → //DSP48A1_tb/dk 1h1 000000000 E → //DSP48A1_tb/P 48h0000000017 0000000017 C → //DSP48A1_tb/P 48h0000000017 00000000017 C → //DSP48A1_tb/P 48h00000000017 0000000017 C → //DSP48A1_tb/PCOUT 48h0000000017 00000000017	
c→ /DSP48A1_b/dx/PMMOE_OUT 8 b00001100 00001100 √DSP48A1_b/dx 1h1 00001100 c→ /DSP48A1_b/dx/m/dtiplier_out 36 h000000020 000000051 000000020 c→ /DSP48A1_b/P 48 h0000000017 0000000017 0000000017 c→ /DSP48A1_b/P 48 h00000000017 00000000017 c→ /DSP48A1_b/P 48 h00000000017 00000000017	
DSP48A1_tb/CARRYIN	
DSP48A1_tb/ckt	
t→ / DSP48A1_tb/du/multiplier_out 36h00000020 36h00000020 000000051 000000039 000000051 000000051 000000020 0000 0000000017 t→ / DSP48A1_tb/P 48h00000000017 48h00000000017 00000000017 00000000017	
t→ / DSP48A1_tb/M 36h00000020 0000 000000039 000000051 000000020 t→ / DSP48A1_tb/P 48h00000000017 00000000017 00000000017 t→ / DSP48A1_tb/PCOUT 48h00000000017 000000000017	التهري
□ → /DSP48A_tb/P 48h00000000017 □ → /DSP48A1_tb/PCOUT 48h00000000017 0000 00000000017	
E-4/DSP48A1_tb/PCOUT 48h00000000017 0000 (00000000017	
- A DODAGA 1 H/H H+ 40\000000000077 000000007	
t → /DSP48A1_tb/dut/post_out 48h00000000017 00000000017	
√ /DSP48A1_tb/dut/carry_out_post 1h0	
€- DSP48A1_tb/dut/A_OUT 18*h00008 00013 00009 00008	
c → /DSP48A1_tb/dut/B_OUT 18¹h00004 00003 100009 (00004	
c → /DSP48A1_b/dut/D_OUT 18%00014 00011 10001e 100014	
c → /DSP48A1_tb/dut/C_OUT 43h00000000017 00000000017	
DSP48A1_tb/dut/pre_out 18h00018 00014 00027 00018	
€	
c → /DSP48A1_b/dut/X_OUT 48h00000000000 000000000000000000000000	
□ → /DSP48A1_tb/dut/Z_OUT 48*h0000000017 00000000017	السوء
4/ IDSP48A1_tb/dut/carry_in_casca 11n0	السوء
4/ JOSP48A1_tb/dut/CIN 11h0	
4 /DSP48A1_b/RSTA 1h0	

Elaboration:

• Messages:




• Schematic:





Synthesis:

• Messages:




• Schematic:






• Utilization Report:



Timing Report:




Worst -ve slack:



Implementation:

• Messages:




(IO_L1P_T0_D00_MOSI_14), V29 (IO_L1N_T0_D01_DIN_14), V26 (IO_L2P_T0_D02_14), V27 (IO_L2N_T0_D03_14), W26 (IO_L3P_T0_D0S_PUDC_B_14), and Y27 (IO_L6P_T0_D03_14), W26 (IO_L3P_T0_D0S_PUDC_B_14), and Y27 (IO_L6P_T0_D03_14), W26 (IO_L3P_T0_D03_14), W26 (IO_L3P_T0_D03_14), W27 (IO_L6P_T0_D03_14), W27 (IO_L6P_T0_D03_14), W27 (IO_L6P_T0_D03_14), W27 (IO_L7P_T0_D03_14), W27

- Place Design (21 infos)
 - (1) [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
- > 1 [DRC 23-27] Running DRC with 2 threads (1 more like this)
- > (1 more like this)
- > figure 1 (1997) Please refer to the DRC report (report_drc) for more information. (1 more like this)
 - 1 [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs
 - (Physopt 32-65) No nets found for high-fanout optimization.
 - (1) [Physopt 32-232] Optimized 0 net. Created 0 new instance.
 - 1 [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
- > 1 [Timing 38-35] Done setting XDC timing constraints. (1 more like this)
 - 🐧 [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
 - [Place 30-746] Post Placement Timing Summary WNS=4.061. For the most accurate timing information please run report_timing.
 - (Common 17-83) Releasing license: Implementation
 - (Timing 38-480) Writing timing data to binary archive.
- [Common 17-1381] The checkpoint 'D:/Personal Courses/Kareem_Waseem_Diploma/projects/Spartan/Vivado/Spartan6/Spartan6.runs/impl_1/DSP48A1_plac
- > (1) [runtcl-4] Executing : report_io -file DSP48A1_io_placed.rpt (2 more like this)


✓ ☐ Implemented Design (9 infos)

- ✓ □ General Messages (9 infos)
 - (Netlist 29-17) Analyzing 207 Unisim elements for replacement
 - (Netlist 29-28) Unisim Transformation completed in 0 CPU seconds
 - (Project 1-479) Netlist was created with Vivado 2018.2
 - (Project 1-570) Preparing netlist for logic optimization
 - (1) [Timing 38-478] Restoring timing data from binary archive.
 - [Timing 38-479] Binary timing data restore complete.
 - (Project 1-856) Restoring constraints from binary archive.
 - (Project 1-853) Binary constraint restore complete.
 - [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

• Schematic:



• Utilization Report:



• Timing Report:

