Cairo University	CMP 301B	
Faculty of Engineering	Fall 2023	
Computer Engineering Department		

# **Computer Architecture Semester Project**

## **Objective**

To design and implement a simple 5-stage pipelined processor, von Neumann or Harvard. The design should conform to the ISA specification described in the following sections.

#### Introduction

The processor in this project has a RISC-like instruction set architecture. There are eight 4-byte general purpose registers;  $R_0$ , till R7. Another two specific registers, One works as a program counter (PC). And the other, works as a stack pointer (SP); and hence; points to the top of the stack. The initial value of SP is  $(2^{12-1})$ . The memory address space is 4 KB of 16-bit width and is word addressable. (N.B. word = 2 bytes). The data bus between memory and the processor is 16-bit widths for instruction memory and 32-bit widths for data memory.

When an interrupt occurs, the processor finishes the currently fetched instructions (instructions that have already entered the pipeline), then the address of the next instruction (in PC) is saved on top of the stack, and PC is loaded from address [2-3] of the memory (the address takes two words). To return from an interrupt, an RTI instruction loads PC from the top of the stack, and the flow of the program resumes from the instruction after the interrupted instruction. Take care of corner cases like Branching and Calling.

## **ISA Specifications**

#### 1. Registers

R[0:7]<31:0> ; Eight 32-bit general purpose registers

PC<31:0>; 32-bit program counter SP<31:0>; 32-bit stack pointer

CCR<3:0> ; condition code register

Z<0>:=CCR<0>; zero flag, change after arithmetic, logical, or shift operations

N<0>:=CCR<1>; negative flag, change after arithmetic, logical, or shift

operations

C<0>:=CCR<2>; carry flag, change after arithmetic or shift operations.

#### 2. Input-Output

IN.PORT<31:0> ; 32-bit data input port OUT.PORT<31:0> ; 32-bit data output port

INTR.IN<0>; a single, non-maskable interrupt

RESET.IN<0>; reset signal

Rsrc1 ; 1st operand register Rsrc2 ; 2nd operand register

Rdst : result register

EA ; Effective address (20 bit)

# Imm ; Immediate Value (16 bit) **Take Care that Some instructions will Occupy more than one memory location**

Mnemonic	Function		
	Tuneton		
	One Operand		
NOP	PC ← PC + 1		
	NOT value stored in register Rdst		
	$R[Rdst] \leftarrow 1$ 's Complement( $R[Rdst]$ );		
NOT Rdst	If (1's Complement(R[ Rdst ]) = 0): $\mathbb{Z} \leftarrow 1$ ; else: $\mathbb{Z} \leftarrow 0$ ;		
	If (1's Complement(R[ Rdst ]) < 0): N $\leftarrow$ 1; else: N $\leftarrow$ 0		
	Negate value stored in register Rdst		
NEG Rdst	$R[Rdst] \leftarrow 0 - R[Rdst]$		
	If $((R[Rdst] + 1) = 0)$ : $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
	If $((R[Rdst] + 1) < 0)$ : N $\leftarrow$ 1; else: N $\leftarrow$ 0		
	Increment value stored in Rdst		
	$R[Rdst] \leftarrow R[Rdst] + 1;$		
INC Rdst	If $((R[Rdst] + 1) = 0)$ : $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
	If $((R[Rdst] + 1) < 0)$ : N $\leftarrow$ 1; else: N $\leftarrow$ 0		
	Decrement value stored in Rdst		
	R[Rdst] $\leftarrow$ R[Rdst] - 1;		
DEC Rdst	If $((R[Rdst]-1)=0)$ : $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
	If $((R[Rdst]-1)<0)$ : $N \leftarrow 1$ ; else: $N \leftarrow 0$		
OUT Rdst	$OUT.PORT \leftarrow R[Rdst]$		
IN Rdst	R[ Rdst ] ←IN.PORT		
IN Kust	Two Operands		
	Store the value of Rsrc 1 in Rdst and the value of Rdst in Rsc1		
SWAP Rsrc, Rdst	flag shouldn't change		
4 D D D 1	Add the values stored in registers Rsrc1, Rsrc2		
ADD Rdst,	and store the result in Rdst If the result =0 then $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
Rsrc1, Rsrc2	If the result <0 then $N \leftarrow 1$ ; else: $N \leftarrow 0$		
	Add the values stored in registers Rsrc1 to Immediate Value		
ADDI Rdst,	and store the result in Rdst		
Rsrc1, Imm	If the result =0 then $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
110101, 1111111	If the result <0 then $N \leftarrow 1$ ; else: $N \leftarrow 0$		
	Subtract the values stored in registers Rsrc1, Rsrc2		
SUB Rdst,	and store the result in Rdst		
Rsrc1, Rsrc2			
	If the result <0 then $N \leftarrow 1$ ; else: $N \leftarrow 0$		
	AND the values stored in registers Rsrc1, Rsrc2		
AND Rdst, Rsrc1, Rsrc2			
OD Dat Dana 1	OR the values stored in registers Rsrc1, Rsrc2 and store the result in Rdst		
OR Rdst, Rsrc1, Rsrc2	If the result =0 then $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
	If the result <0 then $N \leftarrow 1$ ; else: $N \leftarrow 0$		
	XOR the values stored in registers Rsrc1, Rsrc2		
XOR Rdst, Rsrc1,	and store the result in Rdst		
Rsrc2	If the result =0 then $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;		
Rsrc1, Rsrc2  AND Rdst,	If the result =0 then Z ←1; else: Z ←0;  If the result <0 then N ←1; else: N ←0  AND the values stored in registers Rsrc1, Rsrc2  and store the result in Rdst  If the result =0 then Z ←1; else: Z ←0;  If the result <0 then N ←1; else: N ←0		

	If the result <0 then $N \leftarrow 1$ ; else: $N \leftarrow 0$			
CMD Dara1	CMP Rsrc1, Compare the values stored in registers Rsrc1, Rsrc2			
Rsrc2	If the result =0 then $Z \leftarrow 1$ ; else: $Z \leftarrow 0$ ;			
KSrc2	If the result <0 then $N \leftarrow 1$ ; else: $N \leftarrow 0$			
BITSET Rdst,	Sets the bit specified by #Imm value in the register Rdst			
Imm	Carry is updated with the replaced bit			
RCL Rsrc, Imm	Rotate (with carry) left Rsrc by #Imm bits and store result in same register			
KCL KSIC, IIIIII	Don't forget to update carry			
RCR Rsrc, Imm	Rotate (with carry) right Rsrc by #Imm bits and store result in same register			
, , , , , , , , , , , , , , , , , , , ,	Don't forget to update carry			
	Memory Operations			
PUSH Rdst	$M[SP] \leftarrow R[Rdst];$			
POP Rdst	$R[Rdst] \leftarrow M[++SP];$			
LDM Rdst, Imm	Load immediate value (16 bit) to register Rdst			
LDW Rust, IIIIII	$R[ Rdst ] \leftarrow \{0, Imm<15:0>\}$			
I DD Ddat EA	Load value from memory address EA to register Rdst			
LDD Rdst, EA	$R[Rdst] \leftarrow M[EA];$			
STD Rsrc, EA	Store value in register Rsrc to memory location EA			
SID RSIC, EA	$M[EA] \leftarrow R[Rsrc];$			
PROTECT Rsrc	Protects memory location pointed at by Rsrc (won't be affected by later store			
	operations)			
FREE Rsrc	Frees a protected memory location pointed at by Rsrc and resets its content			
	<b>Branch and Change of Control Operations</b>			
	Jump if zero			
JZ Rdst	If $(Z=1)$ : $PC \leftarrow R[Rdst]$ ; $(Z=0)$			
	Jump			
JMP Rdst	PC ←R[ Rdst ]			
CALL Rdst				
	(DataMemory[SP] $\leftarrow$ PC + 1; sp-=1; PC $\leftarrow$ R[ Rdst ])			
RET	$sp+2, PC \leftarrow M[SP]$			

Input Signals				
Reset	$PC \leftarrow \{M[1], M[0]\}$ //memory location of zero			
	and all registers get reseted			
Interrupt	$M[Sp] \leftarrow PC$ ; $sp-2$ ; $PC \leftarrow \{M[3],M[2]\}$ ; Flags preserved			

# Phase1 Requirement: Design and Implement (40%)

- Printed Report Containing: (20%)
  - Instruction format of your design
    - Opcode of each instruction
    - Instruction bits details
  - Control Signal Table
    - Create a table that contains all the control signals vs Instructions. For each instruction mark the corresponding control signals.

sp+2;  $PC \leftarrow M[SP]$ ; Flags restored

• Schematic diagram of the processor with data flow details.





RTI

- ALU / Registers / Memory Blocks / control block / Muxes/ Adders outside ALU ...etc
- Dataflow Interconnections between Blocks & its sizes. (show control buses, data buses, address buses)
- PC and SP update circuits
- Pipeline stages design
  - Pipeline registers details (Size, Input, Connection, ...)
  - Pipeline hazards and your solution including
    - i. Data Forwarding
    - ii. Static Branch Prediction
- Code : (20%)
  - Implement and integrate your architecture without any hazards for the given instructions only
    - i. VHDL Implementation of each component of the processor
    - ii. VHDL file that integrates the different components in a single module
    - iii. Instructions:

NOT
 DEC
 OUT
 LDD
 OR
 PROTECT

- Simulation Test code that reads a program file and executes it on the processor.
- Setup the simulation wave using a do file, and show the following signals: Clk,Rst,PC, Registers Values, Inport, MemoryOutput, Flags
  - Load Memory File & Run the given test program

## Phase2 Requirement: Assembler (5%)

• Assembler code that converts assembly program (Text File) into machine code according to your design (Memory File)

## Phase3 Requirement: Full processor (55%)

- Implement and integrate your architecture
  - VHDL Implementation of each component of the processor
  - VHDL file that integrates the different components in a single module
- Report that contains any design changes after phase1

## **Project Testing**

- You will be given different test programs. You are required to compile and load it onto the RAM and **reset** your processor to start executing from the right memory location. Each program would test some instructions (you should notify the TA if you haven't implemented or have logical errors concerning some of the instruction set).
- You MUST prepare a waveform using do files with the main signals showing that your processor is working correctly (R0-R7, PC,SP,Flags,CLK,Reset,Interrupt, IN.port,Out.port).

#### **Evaluation Criteria**

- 1. Each project will be evaluated according to the number of instructions that are implemented, and Pipelining hazards handled in the design. Table 2 shows the evaluation criteria.
- 2. Failing to implement a working processor will nullify your project grade. <u>No credits</u> will be given to individual modules or a non-working processor.
- 3. Your processor should be **synthesizable**.
- 4. Unnecessary latching or very poor understanding of underlying hardware will be penalised.

Table 2: Evaluation Criteria

34 1	Design	20 %
Marks	Instructions without hazard	50 %
Distribution	Handling Hazards (Data + Control + Structural Hazard)	30 %

#### **Team Members**

• Each team shall consist of a maximum of four members

#### **Phase1 Due Date**

• Week 10 Section time.

### **Phase2 Due Date**

• Week 12.

## **Project Due Date**

• Week 13 The demo will be during the regular lab session.

## **General Advice**

- 1. Compile your design on regular bases (after each modification) so that you can figure out new errors early. Accumulated errors are harder to track.
- 2. Use the engineering sense to back trace the error source.
- 3. As much as you can, don't ignore warnings.
- 4. Read the transcript window messages in Modelsim carefully.
- 5. After each major step, and if you have a working processor, save the design before you modify it (use versioning tool if you can as git & svn).
- 6. Always save the ram files to easily export and import them.
- 7. Start early and give yourself enough time for testing.
- 8. Integrate your components incrementally (i.e. Integrate the RAM with the Registers, then integrate with them the ALU ...).
- 9. Use coding convention to know each signal functionality easily.
- 10. Try to simulate your control signals sequence for an instruction (i.e. Add) to know if your timing design is correct.
- 11. There is no problem in changing the design after phase1, but justify your changes.
- 12. Always reset all components at the start of the simulation.
- 13. Don't leave any input signal float "U", set it with 0 or 1.
- 14. Remember that your VHDL code is a HW system (logic gates, Flipflops and wires).
- 15. Use Do files instead of re-forcing all inputs each time.