

VERILOG PROJECT


MOHAMMAD ABUJABER 1190298 YAZAN SHROUF 1190145



INDEX

The project's combinational circuit	1
1-bit adder/subtractor	.2
4-bit adder/subtractor	.3
BCD adder/subtractor	-4
MAX	-5
MIN	-6
MUX	.7
The full circuit	-8
The teamwork	9

The project's combinational circuit



1-bit adder-sub

Consists of:

1-Inputs: A, B, Cin.

2-Gates: 2 XOR gates, 3 AND gates, 1 OR gate.

3-Outputs: S , Cout .

```
module full adder (S, Cout, A, B, Cin);
          output S, Cout;
 2
                                                           Defining the function and its inputs and outputs
          input A, B, Cin;
 3
 4
 5
          wire w1, w2, w3, w4;
 6
 7
          xor(wl, A, B);
                                               If the value of Cin equals 0, then it adds A and B and gives the
8
          xor(S, Cin, wl);
                                               answer to the wires which will be calculated together
          and (w2, A, B);
9
          and(w3, A, Cin);
10
                                               But if the value of Cin equals 1, then it calculates the 2's
          and (w4, B, Cin);
11
                                               complement of B and adds the answer with A
12
          or(Cout, w2, w3, w4);
      endmodule
13
```

Cout

0

0


0

0

1

1

1



4-bit adder-sub


Consists of:


1-4*1 bit adder-sub.


2-Inputs: A , B , Op .


3-Gates: 6 XOR gates.

4-Outputs: S, C, V (over flow).









BCD adder-sub


Consists of:


1-2*4-bit adder-sub.


2-Inputs: A , B , Cin .


3-Gates: 4 AND gates and 1 OR gate.

4-Outputs: SUM, Cout.













Consists of:


1-Inputs: A , B .

2- If statement.

3-Outputs: Max.










Consists of:


1-Inputs: a, b.

2-If statement.

3-Outputs: Min.

```
module min (input [3:0] a,
1
                                                              Defining the function and its inputs
2
                     input [3:0] b,
                                                              and outputs with their sizes
3
                     output reg [3:0] out);
 4
         always @* begin
 5
           if (a<b)
                                    Comparing the inputs. And the
 6
              out = a;
                                    output will be the smaller number
7
           else if (a>b)
                                    unless if they are equal the output
8
              out = b;
 9
              else
                                    will equal 0
10
              out = 0;
11
         end
12
       endmodule
```









Consists of:


1-Inputs: b, c, d, sel.

2-If statement.


3-Outputs: out.








THE COMPLETED CIRCUIT





THE TEAMWORK

Mohammad: {1-bit + 4-bit} adder/subtractor (coding) + BCD adder/subtractor (simulating + testing) + min (coding) + max (simulating + testing) + mux(coding)

Yazan: {1-bit + 4-bit} adder/subtractor (simulating + testing) + BCD adder/subtractor(coding) + max (coding) + min (simulating + testing) + mux (simulating + testing)

Putting all the circuit together and testing it was made by both of us while using zoom.

The report was written using a sharable document done by both of us.