

MODEL NO.
BL12864G series
VER.04



FOR MESSRS:		
ON DATE OF:		
APPROVED BY:		

BOLYMIN, INC.

13F-1, 20, TA-LONG RD., TAICHUNG CITY 403, TAIWAN, R.O.C.

WEB SITE: http://www.bolymin.com.tw TEL:+886-4-23293029 FAX:+886-4-23293055



History of Version

Version	Contents	Date	Note
01	NEW VERSION	2007/05/28	SPEC.
02	ADD INTERFACE INFORMATIOM	2009/02/06	
03	MODIFY MCU interface assignment under different bus interface mode	2009/06/09	Page10
04	ADD POWER SUPPLY FOR LCD MODULE	2009/08/11	



CONTENTS

- 1. Numbering System
- 2. General Specification
- 3. Absolute Maximum Ratings
- 4. Electrical Characteristics
- 5. Optical Characteristics
- 6. Interface Pin Function
- 7. Power supply for LCD Module
- 8. Timing Characteristics
- 9. Display Control Instruction
- 10. Appendix



1. Numbering System

<u>B</u>	<u>L</u>	<u>12864</u>	<u>G</u>	=	=	=	=	=	=
0	1	2	3	4	5	6	7	8	9

0	Brand	Bolymin			
1	Module Type	C= character type G= graphic type P= TAB/TCP type	O= COG type F= COF type L=PLED/OLED		
2	Format	2002=20 characters, 2 lines 12232= 122 x 32 dots			
3	Version No.	A type			
4	LCD Color	G=STN/gray Y=STN/yellow-green PLED/yellow-green C=color STN,OLED/RGB E=OLED/yellow	B=STN/blue,OLED/blue F=FSTN T=TN D=OLED/blue+yellow A=OLED/blue+yellow+green		
5	LCD Type	R=positive/reflective P=positive/transflective	M=positive/transmissive N=negative/transmissive		
6	Backlight type/color	L=LED array/ yellow-green H=LED edge/white R=LED array/red G=LED edge/yellow-green F=RGB array I=RGB edge Q=LED edge/red N=No backlight	D=LED edge/blue E=EL/white B=EL/blue C=CCFL/white Y=LED Bottom/yellow O=LED array/orange K=LED edge/green A=LED edge/amber		
7	CGRAM Font (applied only on character type)	J=English/Japanese Font E=English/European Font G=Chinese(simple) F=Chinese(traditional)	C=English/Cyrillic Font H=English/Hebrew Font A=English/Arabic Font		
8	View Angle/ Operating Temperature	B=Bottom/Normal Temperature H=Bottom/Wide Temperature U=Bottom/Ultra wide Temperature	T=Top/Normal Temperature W=Top/Wide Temperature C=9H/Normal Temperature E=Top/ultra wide temperature		
9	Special Code	3=3 volt logic power supply n=negative voltage for LCD c=cable/connector xxx=to be assigned on datasheet	t=temperature compensation for LCD p=touch panel \$=RoHS		

BL12864G series - 4 -



2. General Specification

(1) Mechanical Dimension

Item	Standard Value	Unit
Number of dots	128×64	dots
Module dimension (L*W*H)	76.65*52.7*8.5(MAX)	mm
View area	60.0*32.5	mm
Active area	55.01*27.49	mm
Dot size	0.40(W)×0.40(H)	mm
Dot pitch	0.43(W)×0.43 (H)	mm

(2) Controller IC: SSD1303 Controller

(3) Temperature Range

Operating	-40 ~ +85°C
Storage	-40 ~ +85℃

3. Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	ТОР	-40	_	+85	$^{\circ}\!\mathbb{C}$
Storage Temperature	TST	-40	_	+85	$^{\circ}\!\mathbb{C}$
Input Voltage	VI	_	_	VDD	V
Operating lift time			66000(*)		Hrs

^{*:60}cd/m² light on

4. Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage For Logic	V_{DD} - V_{SS}	_	2.4	2.5	3.5	V
Input High Vol	V_{IH}	_	$0.7V_{DD}$	_	V_{DD}	V
Input Low Vol	V _{IL}	_	0	_	$0.3V_{DD}$	V
Output High Vol	V_{OH}	_	2.4	_	_	V
Output Low Vol.	V_{OL}	_	_	_	0.4	V
Supply Current	I_{DD}	_	_	120.0	_	mA

BL12864G series - 5 -




5. Optical Characteristics

Item	Item Min.		Max.	Unit
View Angle	160	_	_	deg
Dark Room contrast	2000:1	_	_	_
Response Time	_	10	_	us



View Angles




Contrast Ratio

The contrast ratio is defined as the following formula:

Response Time

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance.



- 7 -

BL12864G series



6. Interface Pin Function

Pin No.	Symbol	Level	Description
1	Vdd	3.3V	Supply voltage for logic
2	Vss	0V	Ground
3	NC	_	No connection
4	DB0	H/L	Data bus line
5	DB1	H/L	Data bus line
6	DB2	H/L	Data bus line
7	DB3	H/L	Data bus line
8	DB4	H/L	Data bus line
9	DB5	H/L	Data bus line
10	DB6	H/L	Data bus line
11	DB7	H/L	Data bus line
12	CS	H/L	Chip select pin
13	NC		No connection
14	/RES	H/L	Hardware Reset pin
15	WR	H/L	8080: data write enable pin 6800: Read/Write select pin
16	RS	H/L	H: Data; L: Command.
17	RD	H/L	8080: data read enable pin 6800: Read/Write enable pin
18	NC		No connection
19	DISP	L	L:LCM display off
20	NC	_	No connection

Default: Parallel 8-Bit 8080 Interface

68j : Parallel 8-Bit 6800 Interface Special Code 20i : SPI Interface Special Code 20a: I2C Interface Special Code

- 8 -BL12864G series




MCU interface assignment under different bus interface mode

PIN NAME		Data/Command Interface Control								ntrol Sig	Signal		
Bus Interface	D7	D7 D6 D5 D4 D3 D2 D1 D					D0	Е	R/W#	CS#	D/C#	RES#	
8-bit 8080				I	D[7:0]				RD	W/R#	CS#	D/C#	RES#
8-bit 6800				I	D[7:0]				Е	R/W#	CS#	D/C#	RES#
SPI		Tie LOW				LOW	SDIN	SCLK	Tie LOW		CS#	D/C#	RES#
I2C		Tie LOW				SDAo ut	SDAin	SCL	Tie LOW			SA0	RES#




7. Power supply for LCD Module

 \star LCM operating on "DC 3V " input with built-in positive voltage



*(Optional) LCM operating on " DC 3V " input with external positive voltage.




BL12864G series



8. Timing Characteristics

8-1.6800 MPU Interface


Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time	300	-	-	ns
tAS	Address Setup Time	0	-	-	ns
tAH	Address Hold Time	0	-	-	ns
tDSW	Write Data Setup Time	40	-	-	ns
tDHW	Write Data Hold Time	15	-	-	ns
tDHR	Read Data Hold Time	20	-	-	ns
tOH	Output Disable Time	-	-	70	ns
tACC	Access Time	-	-	140	ns
PWCSL	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PWCSH	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	_	-	ns
tR	Rise Time	-	-	15	ns
tF	Fall Time	-	-	15	ns





8-2.8080 MPU Interface


Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time	300	_		ns
tAS	Address Setup Time	0	_	-	ns
tAH	Address Hold Time	0	_	_	ns
tDSW	Write Data Setup Time	40	_		ns
tDHW	Write Data Hold Time	15	_	_	ns
tDHR	Read Data Hold Time	20	_	_	ns
tOH	Output Disable Time	_	_	70	ns
tACC	Access Time	_	_	140	ns
PWCSL	Chip Select Low Pulse Width (read) Chip Select	120	_	_	ns
	Low Pulse Width (write)	60			
PWCSH	Chip Select High Pulse Width (read) Chip Select	60	_	_	ns
	High Pulse Width (write)	60			
tR	Rise Time		_	15	ns
tF	Fall Time	_	_	15	ns





8-3. SPI Interface


Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time	250	-	-	ns
tAS	Address Setup Time	150	-	-	ns
tAH	Address Hold Time	150	-	-	ns
tCSS	Chip Select Setup Time	120	-	-	ns
tCSH	Chip Select Hold Time	60	-	-	ns
tDSW	Write Data Setup Time	100	-	-	ns
tDHW	Write Data Hold Time	100	-	-	ns
tCLKL	Clock Low Time	100	-	-	ns
tCLKH	Clock High Time	100	-	-	ns
tR	Rise Time	-	-	40	ns
tF	Fall Time	-	-	40	ns





8-4. I2C Interface

Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time	2.5	-	-	us
tHSTART	Start condition Hold Time	0.6	-	-	us
tSD	Data Setup Time	100	-	-	ns
tSSTART	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
tSSTOP	Stop condition Setup Time	0.6	-	-	us
tR	Rise Time for data and clock pin	-	-	300	ns
tIDLE	Idle Time before a new transmission can start	1.3	-	-	us





9. Display Control Instruction

(D/C = 0, R/W (WR) = 0, E(RD) = 1) unless specific setting is stated Single byte command (D/C = 0), Multiple byte command (D/C = 0 for first byte, D/C = 1 for other bytes)

D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00~0F	0	0	0	0	Х3	X2	X1	X0	Set Lower Column Address **	Set the lower nibble of the column address register using X3X2X1X0 as data bits. The initial display line register is reset to 0000b after POR.
0	10~1F	0	0	0	1	Х3	X2	X1	X0	Set Higher Column Address **	Set the higher nibble of the column address register using X3X2X1X0 as data bits. The initial display line register is reset to 0000b after POR.
0	26	0	0	1	0	0	1	1	0	Horizontal scroll setup	A[2:0] Set the number of column scroll per step
0	A[2:0]	*	*	*	*	*	A2	A1	A0	scroii setup	Valid value: 001b, 010b, 011b, 100b
0	B[2:0]	*	*	*	*	*	B2	B1	В0		B[2:0] Define start page address
0	C[1:0]	*	*	*	*	*	*	C1	C0		C[1:0] Set time interval between each scroll step in terms of frame frequency
0	D[2:0]	*	*	*	*	*	D2	D1	D0		00h 40 frama
											00b – 12 frame 01b – 64 frames
											10b – 128 frames
											11b – 256 frames
											D[2:0] Define end page address
											Set the value of D[2:0] larger or equal to B[2:0]
0	2F	0	0	1	0	1	1	1	1	Activate horizontal scroll	Start horizontal scrolling
0	2E	0	0	1	0	1	1	1	0	Deactivate horizontal scroll	Stop horizontal scrolling
0	40-7F	0	1	X5	X4	Х3	X2	X1	X0	Set Display Start Line	Set display TAM display start line register from 0-63 using X5X3X2X1X0.
											Display start line register is reset to 000000 during POR
0 0	81 A[7:0]	1 A7	0 A6	0 A5	0 A4	0 A3	0 A2	0 A1	1 A0	Set Contrast Control Register **	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (POR = 80h)
0	82	1	0	0	0	0	0	1	0	Brightness for	Double byte command to select 1 out of
[7:0]	A7	A6	A5	A4	A3	A2	A1	A0		color banks	256 brightness steps. Brightness increases as the value increases. (POR = 80h)
0	91	1	0	0	1	0	0	0	1	Set Look Up	Set current drive pulse width of Bank 0,
										Table (LUT) for	Colour A, B and C.
0	X[5:0]	*	*	X5	X4	Х3	X2	X1	X0	area colour	Bank 0: X[5:0] = 0 63; for pulse width set to 1 ~ 64 clocks (POR = 110001b)
0	A[5:0]	*	*	A5	A4	А3	A2	A1	A0		Colour A: A[5:0] same as above (POR =
0	B[5:0]	*	*	B5	B4	B3	B2	B1	B0		111111b) Colour B: B[5:0] same as above (POR =
0	C[5:0]	*	*	C5	C4	C3	C2	C1	C0		111111b) Colour C: C[5:0] same as above (POR =
	ပ[၁.0]			Co	04	Co	02				111111b)
											Note: colour D pulse width is fixed at 64 clocks pulse.

BL12864G series - 15 -



D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	92	1	0	0	1	0	0	1	0	Set bank colour of for bank 1-16 (Page 0)	A[1:0]: 00, 01, 10, or 11 for Colour = A, B, C or D of bank 1
0	A[7:0]	A7	A6	A5	A4	А3	A2	A1	A0	(rage o)	A[3:2] : 00, 01, 10, or 11 for Colour = A, B, C or D of bank 2
0	B[7:0]	B7	B6	B5	B4	В3	B2	B1	В0		:
0	C[7:0] D[7:0]	C7 D7	C6 D6	C5 D5	C4 D4	C3 D3	C2 D2	C1 D1	C0 D0		: D[7:6]: 00, 01, 10, or 11 for Colour = A, B,
											C or D of bank 16
0	93	1	0	0	1	0	0	1	1	Set bank colour of for bank	A[1:0]: 00, 01, 10, or 11 for Colour = A, B, C or D of bank 17
0	A[7:0]	A7	A6	A5	A4	A3	A2	A1	A0	17-32 (Page 1)	A[3:2]: 00, 01, 10, or 11 for Colour = A, B,
											C or D of bank 18
0	B[7:0] C[7:0]	B7 C7	B6 C6	B5 C5	B4 C4	B3 C3	B2 C2	B1 C1	B0 C0		:
0	D[7:0]	D7	D6	D5	D4	D3	D2	D1	D0		D[7:6]: 00, 01, 10, or 11 for Colour = A, B,
											C or D of bank 32
0	A0~ A1	1	0	1	0	0	0	0	X0	Set Segment Re-map **	X0=0: column address 0 is mapped to SEG0 (POR)
	Ai									те тар	X0=1: column address 131 is mapped to SEG0
0	A4~A5	1	0	1	0	0	1	0	X0	Set Entire	X0=0: normal display (POR) X0=1: entire
										Display ON/OFF **	display ON
0	A6~A7	1	0	1	0	0	1	1	X0	Set Normal/Inverse	X0=0: normal display (POR) X0=1: inverse display
0.0	4.0	4 +	0 *	4				0		Display **	, ,
0 0	A8 A[5:0]	1 *	0 *	1 A5	0 A4	1 A3	0 A2	0 A1	0 A0	Set Multiplex Ratio **	The next command, A[5:0] determines multiplex ratio N from 16MUX-64MUX, POR= 64MUX
0	AA	1	0	1	0	1	0	1	0	NOP	Reserved, do not use
0	AB	1	0	1	0	1	0	1	1	NOP	Reserved, do not use
0 0	AD	1	0	1	0	1	1 0	0	1	Set DC-DC	X0 : 1 DC-DC will be turned on when
		1	0	0	0	1	U	1	X0	on/off	(POR) display on 0 DC-DC is disable
0	AE~AF	1	0	1	0	1	1	1	X0	Set Display ON/OFF **	X0=0: turns OFF OLED panel (POR)
										014/011	X0=1: turns ON OLED panel
0	B0~BF	1	0	1	1	Х3	X2	X1	X0	Set Page Address **	Set GDDRAM Page Address (0~7) for read/write using X3X2X1X0
0	C0/C8	1	1	0	0	Х3	*	*	*	Set COM Output Scan Direction	X3=0: normal mode (POR) Scan from COM 0 to COM [N -1]
											X3=1: remapped mode. Scan from COM [N-1] to COM0
0	D0-D1	1	1	0	1	0	0	0	X0	Reserved	Where N is the Multiplex ratio. Reserved, do not use
			•		•						

BL12864G series - 16 -





D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	D3	1	1	0	1	0	0	1	1	Set Display Offset **	Set vertical scroll by COM from 0-63.
0	A[5:0]	*	*	A5	A4	А3	A2	A1	A0	Oliset	The value is reset to 00H after POR.
0	D5	1	1	0	1	0	1	0	1	Set Display Clock Divide	A[3:0] Define the divide ratio of the display clocks (DCLK):
										Ratio/Oscillator	GIOGRA (BOLITY).
0	A[7:0]	A7	A6	A5	A4	А3	A2	A1	A0	Frequency	Divide ratio= A[3:0] + 1, POR is 0000b
											(divide ratio = 1)
											A[7:4] Set the Oscillator Frequency. Oscillator Frequency increases with the
											value of A[7:4] and vice versa. POR is
											0111b
0	D8	1	1	0	1	1	0	0	0	Set area colour	X5X4= 00 (POR) : mono mode X5X4= 11
0	20	0	0	X5	X4	Ö	X2	0	X0	mode on/off &	Area Colour enable X2=0 and X0=0:
										low power display mode	Normal (POR) power mode X2=1 and X0=1: Set low power save mode
0	D9	1	1	0	1	1	0	0	1	Set Pre-charge period**	A[3:0] Phase 1 period of up to 15 dclk clocks [POR=2h]; 0 is invalid entry
0	A[7:0]	A7	A6	A5	A4	А3	A2	A1	A0	penou	A[7:4] Phase 2 period of up to 15 dclk
0	DA	1	1	0	1	1	0	1	0	Set COM pins	clocks [POR=2h]; 0 is invalid entry X4=0, Sequential COM pin configuration
0		0	0	0	X4	0	0	1	0	hardware .	(i.e. COM31, 30, 290; SEG0-132;
										configuration	COM31,3262,63) X4=1(POR), Alternative COM pin
											configuration (i.e. COM62,60,58,2,0; SEG0-132;
											COM1,3,561,63)
0	DB	1	1	0	1	1	0	1	1	Set VCOM Deselect Level	A[6:0] 0000000 low VCOM deselect level (~ 0.43 Vref)
0	A[6:0]	*	A6	A5	A4	АЗ	A2	A1	A0	Describer Level	0110101 normal VCOM deselect level (~
											0.77*Vref (POR)) 1111111 high VCOM deselect level (equal
											Vref)
0	E2	1	1	1	0	0	0	1	0	Reserved	Reserved
0	E3	1	1	1	0	0	0	1	1	NOP **	Command for No Operation
0	F*	1	1	1	1	*	*	*	*	Reserved	Reserved, do not use


Note: Remark "*" stands for "Don't Care"



10. Appendix (Drawing)







DWG NO.

Steven 12/01/06'

DRAW

