1 General Specifications

| Item | Standard Value | Unit |
|------------------------------|--------------------------------------------------------------------------------|------|
| Display Pattern | Graphic Character Segment with ICON | |
| Color | Mono. Grayscale 16.7M | |
| Module Dimension (W x H x T) | 77.6(W)X 64.4(H)X3.1(T) | mm |
| Viewing Area (W x H) | 70.08(W)X52.56(H) | mm |
| Active Area (W x H) | 70.08(W)X52.56(H) | mm |
| Character Size (W x H) | 1 | mm |
| Character Pitch (W x H) | 1 | mm |
| DOT Size (W x H) | 0.063(W)h0.209(H) | mm |
| DOT Pitch (W x H) | 0.219(W)h0.219(H) | mm |
| LOD Turns | TN, Positive TN, Negative HTN, Positive HTN, Negative | |
| LCD Type | STN, Yellow-Green STN, Gray STN, BluE FSTN, Positive FSTN, Negative FM LCD TFT | _ |
| Polarizer Type | Transflective Transmissive Reflective Anti-Glare | |
| View Direction | 6H 12H | |
| LCD Controller & Driver | SSD2119 | |
| LCD Driving Method | 1/240duty, 1/15bias | |
| Interfere Time | Serial I ₂ C 4-line SPI 3-line SPI | |
| Interface Type | Parallel 6800 8080 4-bit | |
| Dealdight Turns | LED Bottom Single Side Dual Side | |
| Backlight Type | EL CCFL | |
| Backlight Color | Yellow-Green White Amber Blue Red | |
| EL/CCFL Driver type | Build-in External | |
| DC-DC Converter | Build-in External | |
| Operation Temperature | Topl = -20 Toph =+70 | 。C |
| Storage Temperature | Tstl = -30 Tsth = +80 | °C |

Note:

TOPL: Lowest Operation Temperature.

TOPH: Highest Operation Temperature.

TSTL: Lowest Storage Temperature.


TSTH: Highest Storage Temperature.

I/O Terminal

| Pin NO. | Symbol | Level | Function |
|---------|----------|-------|-------------------------------------|
| 1 | GND | L | Ground |
| 2-3 | NC | | |
| 4-6 | GND | L | Ground |
| 7 | RD | H/L | |
| | | | |
| 8 | SDO | H/L | Data output pin in serial interface |
| 9 | RESET | H/L | |
| 10 | CS | H/L | |
| 11 | SCL | H/L | Serial clock input |
| 12 | SDA | H/L | Data input pin in serial interface |
| 13 | RS | H/L | |
| 14 | RW | H/L | |
| 15-18 | PS3-PS0 | H/L | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| 19-36 | DB17-DB0 | H/L | Data bus |
| 37 | DEN | H/L | Display enable put from controller |
| 38 | HSYNC | H/L | Line Synchronization input |

| 39 | VSYNC | H/L | Frame/Ram Write Synchronization input |
|-------|-------|--------------|-----------------------------------------------------------------|
| 40 | DCLK | H/L | Dot-clock signal and oscillator source. A non-stop external |
| | | | clock must be provided to that pin even at front or black porch |
| | | | non-display period. |
| 41 | NC | 5200 5500 | |
| 42-43 | GND | L | Ground |
| 44-45 | VCC | Н | Power supply |
| 44-43 | VCC | 11 | 1 Ower suppry |
| 46 | NC | | |
| | | | |
| 47 | K2 | L | Backlight- |
| 48 | A2 | Н | Backlight+ |
| | 1.12 | *** | Duv mignt |
| 49 | A1 | Н | Backlight+ |
| | | | NOTE: |
| 50 | K1 | L | Backlight- |
| | | | 981 |

3.2 Block Diagram



4. Electro-optical Specifications

4.1 Absolute Maximum Ratings

Maximum Ratings (Voltage Referenced to Vss)

| Symbol | Parameter | Value | Unit |
|------------------|-----------------------------------------------------------------------|------------------|------|
| VDDIO | Supply Voltage | -0.3 to +4.0 | V |
| VCI | Input Voltage | VSS - 0.3 to 5.0 | V |
| 1 | Current Drain Per Pin Excluding V _{DDIO} and V _{SS} | 25 | mA |
| TA | Operating Temperature | -40 to +85 | °C |
| T _{stg} | Storage Temperature | -65 to +150 | °C |

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, strong electric fields, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices. It is advised that proper precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VCI and Vout be constrained to the range VSS < VDDIO \(\leq \text{VDIO} \) \(\leq \text{VCI} \) < VOIT. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either NODIO). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

4.2 Optical Characteristics

DC Characteristics (Unless otherwise specified, Voltage Referenced to VSS, VDDIO = 1.4 to 3.6V, TA = -40 to 85°C)

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit | | | |
|------------------|-------------------------------------------------------|---------------------------------------------------------------------------------------------|-------------------------------------------|-------|------------|------|--|--|--|
| VDDIO | Power supply pin of IO pins | Possible Operating Voltage | | | | | | | |
| VCI | Booster Reference Supply Voltage Range | Recommend Operating Voltage Possible Operating Voltage | 2.5 or VDDIO whichever is higher | - | 3.6 | ٧ | | | |
| VGH | Gate driver High Output Voltage Booster efficiency | No panel loading; 4x or 5x booster; ITO for CYP, CYN, VCIX2, VCI and VCHS = 10 Ohm | 88 | 90 | 9) | % | | | |
| | voltage booster entriency | No panel loading; 6x booster; ITO for CYP, CYN, VCIX2, VCI and VCHS = 10 Ohm | 82 | 84 | 4 8 | % | | | |
| VCIX2 | VCIX2 primary booster efficiency | No panel loading, ITO for CYP, CYN, VCIX2, VCI and VCHS = 10 Ohm | 83 | 85 | e) | % | | | |
| VGH | Gate driver High Output Voltage | | 9 | = | 18 | ٧ | | | |
| VGL | Gate driver Low Output Voltage | | -15 | - | -6 | ٧ | | | |
| VcomH | Vcom High Output Voltage | | V _{CI} + 0.5 | - | 5 | V | | | |
| VcomL | Vcom Low Output Voltage | | -V _{CIM} +0.5 | _ | -1 | ٧ | | | |
| VLCD63 | Max. Source Voltage | | = | - | 6 | V | | | |
| ΔVLCD63 | Source voltage variation | | -2 | | 2 | % | | | |
| V _{OH1} | Logic High Output Voltage | lout=-100μA | 0.9* VDDIO | - | VDDIO | V | | | |
| V _{OL1} | Logic Low Output Voltage | lout=100μA | 0 | - | 0.1*VDDIO | V | | | |
| V _{IH1} | Logic High Input voltage | | 0.8*VDDIO | S = 1 | VDDIO | V | | | |
| V _{IL1} | Logic Low Input voltage | | 0 | - | 0.2*VDDIO | V | | | |
| Іон | Logic High Output Current Source | Vout = V _{DDIO} -0.4V | 50 | = | 2 1 | μА | | | |
| loL | Logic Low Output Current Drain | Vout = 0.4V | - | - | -50 | μА | | | |
| loz | Logic Output Tri-state Current Drain Source | | -1 | - | 1 | μΑ | | | |
| lu/lin | Logic Input Current | | -1 | 14 | 1 | μA | | | |

| CIN | Logic Pins Input Capacitance | 1 | | - | 5 | 7.5 | pF |
|---------------------------|----------------------------------|-----------------------------------------------------------------------------------------------------------------|------|----|-----|-----|----|
| R _{SON} | Source drivers output resistance | | | - | 1 | | kΩ |
| R _{GON} | Gate drivers output resistance | | | - | 500 | - | Ω |
| R _{CON} | Vcom output resistance | | .33 | - | 200 | 20 | Ω |
| l _{dp} (262k) | Display current for 262k | Vddio= 1.8V, Vci = 2.8V, 5x/-5x(VGH/VGL) booster ratio. Full color | lvdd | - | 150 | 300 | uA |
| 1p(202N) | 2.5 | current consumption, without panel loading | lvci | - | 2.5 | 8 | mA |
| | | Vddio= 1.8V, Vci = 2.8V, | lvdd | | 120 | 300 | μA |
| l _{dp} (8 color) | Display current for 8 color mode | +5/-3(VGH/VGL) booster ratio Current consumption for 8 color partial display, without panel loading | lvci | 12 | 1 | 5 | mA |
| l _{sip} : | Sleep mode current | Oscillator off, no source/gate output, Ram read write halt. Send command R10-0001 | lvdd | | 30 | 100 | μА |
| | | (sleep mode), R00-0000 (stop osc) | lvci | - | 40 | 200 | μА |

Remark: Ivdd = Ivddio

4.3 Timing Characteristics

Table 13-1: Parallel 6800 Timing Characteristics

 $(T_A = -40 \text{ to } 85^{\circ}\text{C}, V_{DDIO} = 1.4 \text{V to } 3.6 \text{V})$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------------------|------|-------|-----|------|
| t _{cycle} | Clock Cycle Time (write cycle) | 75 | | 270 | ns |
| t _{cycle} | Clock Cycle Time (read cycle) | 1000 | - | - | rs |
| tas | Address Setup Time (R/W) | 0 | © | | ns |
| t _{AH} | Address Hold Time (R/W) | 0 | · · | | rs |
| tosw | Data Sctup Time (D0-D7, WRITE) | 5 | | i) | ns |
| tohw | Data Hold Time (D0~D7, WRITE)) | 5 | - | - | ns |
| tacc | Data Access Time (D0~D7, READ) | 250 | · | | rs |
| ton | Output Hold time (D0~D7, READ) | 100 | (0.0) | 755 | ns |
| PWcsL | Pulse width /CS low (write cycle) | 40 | ·* | (e) | rs |
| PWcsh | Pulse width /CS high (write cycle) | 25 | | 270 | rs |
| PW _{csi} | Pulse width /CS low (read cycle) | 500 | 2.8 | 120 | rs |
| PWcsh | Pulse width /CS high (read cycle) | 500 | 3-3 | - | ns |
| t _R | Rise time (/CS) | | - | 4 | ns |
| t _F | Fall time (/CS) | 7 | 2-3 | 4 | rs |

Note: CS can be pulled low during the write cycle, only /RW is needed to be toggled

Figure 13-1: Parallel 6800-series Interface Timing Characteristics





Table 13-2: Parallel 8080 Timing Characteristics

 $(T_{\Lambda} = -40 \text{ to } 85^{\circ}\text{C}, V_{DDIO} = 1 \text{ 4V to 3 6V})$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------------------------|------|-----|--------|------|
| t _{cycle} | Clock Cycle Time (write cycle) | 75 | - | 12 | ns |
| t _{cycle} | Clock Cycle Time (read cycle) | 1000 | - | 199 | ns |
| tast | Address Setup Time between (R/W) and D/C | 0 | - | 1.0 | ns |
| t _{AH1} | Address Hold Time between (R/W) and D/C | n | j | 199 | ns |
| t _{AS2} | Address Setup Time between (R/W) and CS | 0 | - |) ia | ns |
| t _{AH2} | Address Hold Time between (R/W) and CS | 0 | 1 | 1/22 | ns |
| tosw | Data Setup Time (D0~D7, WRITE) | 5 | - | , J.E. | ns |
| lphw | Data Hold Time (D0~D7, WRITE)) | 5 | - | 138 | ns |
| txcc | Data Access Time (D0~D7, READ) | 250 | - | - | ns |
| toн | Output Hold time (D0~D7, READ) | 100 | | 857 | ns |
| PWcsL | Pulse width /CS low (write cycle) | 40 | |] 32 | ns |
| PWcsh | Pulse width /C3 high (write cycle) | 25 |]- | 194 | ns |
| PWcs | Pulse width /CS low (read cycle) | 500 | - | 3.33 | ns |
| PWcsh | Pulse width /CS high (read cycle) | 500 | - | 16- | ns |
| t _R | Rise time (/CS) | 100 | 1,2 | 4 | ns |
| t _r | Fall time (/CS) | 720 | [= | 4 | ns |

Note: CS can be pulled low during the write cycle, only /RW is needed to be toggled

Figure 13-2: Parallel 8080-series Interface Timing Characteristics



Remark: It's highly recommended that RD remains high for the whole write cycle

Read Cycle




Table 13-3: Serial Timing Characteristics

(T_A = -40 to 85°C, V_{DDIO} = 1.4V to 3.6V)

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------------------------------------------|-----|-----|-------|------|
| t _{cycle} | Clock Cycle Time | 77 | | - | ns |
| f _{CLK} | Serial Clock Cycle Time SPI Clock tolerance = +/- 2 ppm | | - | 15 | MHz |
| tas | Register select Setup Time | 4 | | | ns |
| tah | Register select Hold Time | 5 | -2 | 200 | ns |
| tcss | Chip Select Setup Time | 2 | - | | ns |
| tсsн | Chip Select Hold Time | 10 | | | ns |
| tosw | Write Data Setup Time | 5 | -2 | 4. | ns |
| tonw | Write Data Hold Time | 10 | | THE C | ns |
| tclkl | Clock Low Time | 38 | | | ns |
| tclkH | Clock High Time | 38 | | it. | ns |
| t _R | Rise time | 1.5 | | 4 | ns |
| tr | Fall time | 12 | - | 4 | ns |

Figure 13-3: 4 wire Serial Timing Characteristics




Table 13-4: RGB Timing Characteristics

 $(T_A = -40 \text{ to } 85^{\circ}\text{C}, V_{DDIO} = 1.4\text{V to } 3.6\text{V})$


| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|----------------------------------------------|-----|-------|------------------|---------------------|
| fротськ | DOTCLK Frequency (70Hz frame rate) | 1. | 5.5 | 8.2 | MHz |
| TOOTCLK | DOTCLK Period | 122 | 182 | 1000 | us |
| tysys | Vertical Sync Setup Time | 20 | - | - | ns |
| tvsyn | Vertical Sync Hold Time | 20 | - | (-) | ns |
| t _{HSYS} | Horizontal Sync Setup Time | 20 | - | | ns |
| t _{HSYH} | Horizontal Sync Hold Time | 20 | (- v | - | ns |
| t _{HV} | Phase difference of Sync Signal Falling Edge | 0 | _ | 320 | t _{DOTCLK} |
| t _{CLK} | DOTCLK Low Period | 61 | - | | ns |
| tckH | DOTCLK High Period | 61 | - | (-) | ns |
| tos | Data Setup Time | 25 | - | - | ns |
| t _{DH} | Data hold Time | 25 | - | (-0) | ns |
| tres | Reset pulse width | 8 | | | ns |

Note: External clock source must be provided to DOTCLK pin of SSD2119. The driver will not operate in absence of the clocking signal.

t_{vsys} VSYNC 0.2V₀₀₀ HSYNC **t**DOTCLK 0.8V₀₀₀ DOTCLK 0.8V₀₀₀0 0.8V_{DOI} 0.8V₀₀₀ 0.2V_{DDIO} 0.2V_{DD00} t_{CKL} t_{CKH} t_{dh} t_{ds} Pixel 0.8V₀₀₁₀ 0.2V₀₀₁₀ 0.8V₀₀₀ 0.2V₀₀₀ DATA DATA DATA Data t,/t

Figure 13-4: RGB Timing Characteristics

Figure 13-5: Power Up Sequence



5 Programming

5.1 Instruction Table

Table 8-1: Command Table

| Reg# | Register | R/W | D/C | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|-----------|-------------------------------------------|-----|-----|---------|------|-------|------|---------|-------|--------|-------|------|------|------|------|--------|--------|-------|-----------|
| R | Index | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 107 | 106 | ID6 | ID4 | ID3 | 102 | Ī | 100 |
| SR | Status Read | 1 | 0 | L7 | LE | L5 | L4 | L3 | L2 | L1 | LO | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 |
| Rooh | Oscillation Start | 0 | 1 | 0 | 0 | а | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 | Di. | ō | 0 | 0 | OSCE N |
| 7.5.5.5.1 | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R01h | Oriver output control | 0 | 1 | D | RL | REV | GD | BGR | SM | TB | 0 | MUX7 | MUXS | MUXS | MUX4 | MUX3 | MUX2 | MUX1 | MUXD |
| | (3AEFh) | | | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| R02h | LCD drive AC control | 0 | 1 | 0 | 0 | o | FLD | ENWS | B/C | EOR | W\$MD | NW7 | NWS | NWS | NW4 | NW3 | NW2 | NWI | NWD |
| | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R03h | Power control (1) | 0 | 1 | DCT3 | DCT2 | DCT1 | DCT0 | BT2 | BT1 | BTO | 0 | DC3 | DC2 | D01 | DCO | AP2 | AP1 | AP0 | 0 |
| KUSII | All GAMAS(2:0) setting 8 color (6A64h) | | | 0 | 1 | 1 | 0 | 1 | 0 | 7 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| R07h | Display control | 0 | 1 | 0 | 0 | ū | PT1 | PTD | VLE2 | VLE1 | SPT | 0 | а | GON | DTE | СМ | 0 | DH | D0 |
| KOTII | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R0Bh | Frame cycle control | 0 | 1 | NO1 | NOO | SDT1 | SDTO | 0 | EQ2 | EQ1 | EQO | DIV1 | DIVO | SDIV | SRTN | RTN3 | RTN2 | RTN1 | RTNO |
| RODII | (5308h) | | | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | D | 0 | 0 |
| R0Ch | Pawer control (2) | 0 | 1 | 0 | 0 | 0 | ō | Ō | ō | 0 | ō | ٥ | ū | 0 | D | ō | VRC2 | VRC1 | VRCI |
| ROCH | (0004h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R0Dh | Power control (3) | 0 | 1 | 0 | D | 0 | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 | 0 | VRH3 | VRH2 | VRH1 | VRHD |
| R0Eh | Power control (4) | 0 | 1 | 0 | D | VCDMG | VDV4 | ADA3 | VDV2 | VDV1 | VDVO | 0 | 0 | 0 | D | 0 | 0 | D | 0 |
| R0Fh | Gale scan start position | 0 | 1 | 0 | 0 | 0 | 0 | 0 | D | 0 | SCNS | SCN7 | SCNS | SCN5 | SCN4 | SCNS | SCN2 | SGN1 | SCND |
| | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R10h | Sleep mode | 0 | 1 | 0 | 0 | ٥ | 0 | 0 | D | 0 | 0 | 0 | ū | 0 | 0 | 0 | 0 | 0 | SLP |
| | (0001h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R11h | Entry mode | 0 | 1 | VS mode | DFM1 | DFM0 | 0 | Denmode | WMode | Nosync | DMode | TY1 | TYE | ID1 | IDO | AM | 0 | D | 0 |
| 100000 | (6230h) | | | 0 | 1 | 1 | 0 | 0 | 0 | . 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| R15h | Entry mode | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | INVDOT | INVDEN | DIVHS | INVVS |
| W150 | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(continued)


| (contin | iuea) | | | | | | | | | | | | | | | | , | | |
|------------|---------------------------------------------|-----|-------|------|------|------|-------|-----------|----------|--------|-------|--------|---------|--------|---------|-------|-------|--------|-------|
| Reg# | Register | R/W | D/C | IB15 | IB14 | IE13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| R1Eh | Power cortrol (5) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | nOTP | 0 | VCM5 | VCM4 | VCM3 | VCM2 | VCM1 | VCMD |
| R22h | RAM data write | 0 | 1 | 0 0 | 10 | | 0 0 | Data[1 | 7:01 ma | apping | deper | nds on | the int | erface | setting | 1 | 300 | 101 10 | |
| | RAM data read | 1 | 1 | | | | | - cital t | 300-1200 | | - | | | | | 92 | | | |
| R25h | Frame Frequency | 0 | 1 | 0803 | OSC2 | 0901 | 0800 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 112011 | (8000h) | | 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R28h | VCOM OTP (000Ah) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| R29h | VCOM OTP (80C0h) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1: | 0 | 0 | 0 | D | 0 | 0 |
| R30h | y control (1) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PKP12 | PKP11 | PKP10 | 0 | 0 | 0 | 0 | 0 | PNP02 | PKP01 | PKP00 |
| R31h | y control (2) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PKP32 | PKP31 | PKP30 | 0 | 0 | 0 | 0 | 0 | PKP22 | PKP21 | PKP20 |
| R32h | γ control (3) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PKP52 | PKP51 | PKPSO | 0 | 0 | 0 | 0 | 0 | PNP42 | PKP41 | PKP40 |
| R33h | y control (4) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PRP12 | PRP11 | PRP10 | 0 | 0 | 0 | 0 | 0 | PRP02 | PRP01 | PRPOD |
| R34h | y control (5) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PKN12 | PKN11 | PKN10 | 0 | 0 | 0 | 0 | 0 | PKN02 | PKN01 | PKN00 |
| R35h | y control (6) | n | 1 | 0 | 0 | 0 | 0 | 0 | PKN32 | PKN31 | PKN30 | 0 | 0 | 0 | 0 | 0 | PKN22 | PKN21 | PKN20 |
| R36h | γ control (?) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PKN52 | PKN51 | PKN50 | 0 | 0 | 0 | 0 | 0 | PKN42 | PKN41 | PKN40 |
| R37h | y control (8) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PRN12 | PRN11 | PRN10 | 0 | 0 | 0 | 0 | 0 | PRN02 | PRN01 | PRNDO |
| R3Ah | y control (9) | 0 | 1 | 0 | 0 | 0 | VRP14 | VRP13 | VRP12 | VRP11 | VRP10 | 0 | 0 | 0 | 0 | VRP03 | VRP02 | VRP01 | VRP00 |
| R3Bh | y control (10) | 0 | 1 | 0 | 0 | 0 | VRN14 | VRN13 | VRN12 | VRN11 | VRN10 | 0 | 0 | 0 | 0 | VRN03 | VRN02 | VRN01 | VRN00 |
| R41h | Vertical scroll control (1) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VL18 | VL17 | VL16 | VL15 | VL14 | VL13 | V.12 | VL11 | VL10 |
| | (DODON) | | | П | п | n | n | n | n | .0. | п | 0) | n. | 0 | Π. | n | п | n | n |
| R42h | Vertical scroll control (2) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VL28 | VL27 | VL26 | VL25 | VL24 | VL23 | VL22 | VL21 | VL20 |
| | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R44h | Vertical RAM address position | 0 | 1 | VEA7 | VEAS | VEAS | VEA4 | VEA3 | VEA2 | VEAT | VEAD | VSA7 | V\$A6 | VSA5 | VSA4 | VSA3 | V8A2 | VSA1 | VSAD |
| | (EF00h) | | | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 |
| R45h | Horizontal RAM address start position | 0 | 1 | 0 | 0 | ٥ | ٥ | ۰ | 0 | ٥ | нала | H8A7 | нале | HBAS | H5A4 | HBAS | HBAZ | HBAI | HBAD |
| | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R46h | Horizontal RAM address end position | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | HEA8 | HEA7 | HEA6 | HEA5 | HEA4 | HEA3 | HEA2 | HEA1 | HEAD |
| 191.0011 | (013Fh) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| annon sali | First window start | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8818 | \$817 | 8816 | 8815 | 8814 | SS13 | \$812 | 8811 | 8810 |
| R48h | (0000h) | - | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | First window end | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SE18 | SE17 | SE16 | SE15 | SE14 | SE13 | SE12 | SE11 | SE10 |
| R49h | (OOEFh) | - | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| R4Ah | Second window start | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8828 | 8827 | 8826 | 8825 | SS24 | 8823 | 8822 | 8821 | \$820 |
| INTAIL | (0000h) | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 |
| | Second window end | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SE28 | SE27 | SE26 | SE25 | SE24 | SE23 | SE22 | SE21 | SE20 |
| R4Dh | (00EFh) | Ĺ | - 100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| R4Eh | Set GDDFAM X address counter | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | XAD7 | XAD6 | XAD5 | XAD4 | XAD3 | XAD2 | XAD1 | XADO |
| | (0000h) | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R4Fh | Set GDDFAM Y address counter | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | YAD8 | YAD7 | YADE | YAD5 | YAD4 | YAD3 | YAD2 | YAD1 | YADO |
| | (0000h) | | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Note: In R01h, bits REV, BGR, RL, CM will override the corresponding hardware pins settings. Setting R28h as 0x0006 is required before setting R25h and R29h registers.


6 QUALITY UNITS

6.1-1 Visual and Technological Inspection

- · Visual inspection must be performed with naked eye on display.
- Distance between observer and display should be about 30 cm.
- · Perform inspection at OFF state and ON state
- Ambient lighting should be 1000 lux
- Transmissive, transflective and negative type specimens should be inspected in backlight
 (i) Inspecting method:



(ii) Definition of area:



Note: The drawing is a general sketch map only. If want to see the outline detail, please see the product outline drawing.

product

6.1-2 Visual Inspection Standard:

Table 1

(Unit: mm)

| | Defect Item | | | Criterion | |
|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------------|-------------------------------------------------------------------------------|-----------------------------|
| No | Defect describe | Position | classify | Section | Acceptable Number(N)(*3) |
| 1 | Liquid Crystal Leakage | | X. | | Not acceptable |
| 2 | Bubble in Liquid Crystal | | | | Not acceptable |
| 3 | Rainbow | Í | Slight (*1) | | Acceptable |
| | Manufacture and the second of | | Obvious (*2) | | Not acceptable |
| 4 | ITO Glass Crackle | Ĭ | | | Not acceptable |
| 5 | ITO Glass Protrusion: | | | If no influence upon outline dimension, assemble, display funtion | Acceptable |
| 6 | Chipped Glass: | Non-pad Edge | | X≤5.0, Y≤1.0, Z <t< td=""><td>Acceptable</td></t<> | Acceptable |
| | R V | | | X≤3.0, Y≤0.5, Z=T | Acceptable |
| | I W X | Pad Edge | | X≤3.0, Y≤0.5, Z <t< td=""><td>Acceptable</td></t<> | Acceptable |
| | | Corner | | X≤5.0, Y≤1.5, Z=T ,and not harm pad | Acceptable |
| | | | | X≤3.0, Y≤1.0, Z <t ,and="" harm<br="" not="">pad</t> | Acceptable |
| 7(*4) | Black/White Spots (Include | Circular | | Φ≤0.15 | Acceptable |
| | LCD and Backlight): | Type | | 0.15< Φ≤0.3 | 1 |
| | | 200 | | 0.10 4 4 4,0.0 | |
| | | Linear Type | | a≤0.05, b Neglect | Acceptable |
| | | 2.0 | | a≤0.1, b≤2.0 | 1 |
| | Virtual Diameter: | | | | |
| 0/* 4\ | Φ= (a+b) /2 (mm) | | 8 | A-0.45 | Assentable |
| 8(*4) | Polarizer Bubble | | | Φ≤0.15 | Acceptable |
| | | | | 0.15< Φ≤0.3 | 1 |

| Note | Slight rainbow: rainbow outside of Viewing Area, or concolorous rainbow inside of ViewingArea but don't go beyond the limited sample which affirmed by purchaser. |
|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | Obvious rainbow: double color rainbow in Viewing area and go beyond the limited sample which affirmed by puchaser. |
| | Acceptable Number(N) is the defects number in the viewing area of LCD, that will be defined according to the defects distributing density. This table is applied to the LCD which diagonal of view area should be less than 90mm. |
| | In this table, the acceptable distance between two spots is ≥5mm. If purchaser has different suggest, please discuss with GW. |

6.1-3 Display Inspection Standard:

Table2

(Unit: mm)

| No | Defect Item | Criterion | | |
|--------|----------------------------------------------------------------------|----------------------------------------------------------------|----------------------|--|
| | Defect describe | Section | Acceptable Number(N) | |
| 1 | Non display | | Not acceptable | |
| 2 | Display missing | | Not acceptable | |
| 3 | Short Circuit | | Not acceptable | |
| 4 | Segment Or Dot Matrix Deformation | Dimension Alteration ≤ 1/5 Specified Dimension Of Graph, | Acceptable | |
| 5 (*1) | Black/White Spot &Pin Hole &Gap in displaying segment or Dot Matrix: | Φ≤0.1 | Acceptable | |
| | | 0.1<Ф≤0.2 | 5 | |
| | Virtual Diameter: Φ= (a+b) /2 (mm) | 0.2<Ф≤0.3 | 1 | |
| 6 | Segment or Dot Matrix Protrusion: | Φ≤0.1 | Acceptable | |
| | \bigcap_{Γ_0} | 0.1<Ф≤0.2 | 1 | |
| | Φ=(a+b)/2 (mm) | | | |
| Note | In this table, the acceptable distance be | ohyoon hyo snots is >10mm | | |

Appendix


1Definitions of Optical Characteristic

1.1 Contrast Ratio Test

- A) Contrast ratio is calculated by the following formula when the output voltage is obtained fit electro-optical test system.
- B) Test Condition: Accord to the LCD's driving method and operating voltage (V_{LCD}).
- C) Formula:

Contrast Ratio (Positive type) = Photometer output voltage when non-select waveform is a process (Positive type) = Photometer output voltage when select waveform is approximately (Negative type) = Photometer output voltage when select waveform is approximately (Negative type) = Photometer output voltage when non-select waveform is a

D) Test system:




1.2 Response time

1.2.1 Positive type


- A) Rise time is defined as the time required for the transmission to change from 90% to 10%.
- B) Fall time is defined as the time required for the transmission to change from 10% to 90%.
- C) On time is defined as the time required for the transmission to change from 100% to 10%.

D) Off time is defined as the time required for the transmission to change from 0% to 90%.




1.2.1 Negative type

- A) Rise time is defined as the time required for the transmission to change from 10% to 90%.
- B) Fall time is defined as the time required for the transmission to change from 90% to 10%.
- C) On time is defined as the time required for the transmission to change from 0% to 90%.
- D) Off time is defined as the time required for the transmission to change from 100% to 10%.



Viewing Angle

A) Viewing angle is definition



B) System Block Diagram

