


address	000	001	010	011	100	101
memory	01010101010101	01100110011001	01100111001111	10001010010100	00000100001100	00111000000011

...	110	111
	00000001101100	00010110101101

in this part according to the description of OA I made all of block I need to design the datapath

in this part I select the option of writing the components in verilog and then create the schem-block




* the datapath of tank is done.

c) the verilog code has been attached in my file. [both dp & controll unit]

D) in quartus I complete my schematic circuit and connected to others unit such as ce-unit that to make whole tanh module. and Then I wrote a testbench to test my module

* noticed \Rightarrow The Value domain that supported in my module included $0 < x_{bus} < 1$ and in this region we have correct result. and also the fix-point 16 bit input and output mentioned as below \Rightarrow



E) after compiling my schematic now I synthesize that in quartus and after that we created the .VO file that included all of detail of tanh-module and as we know in this part we created a post-synthesis output and then I added the .VO file and the TB I develop in part D to pre-simulate my tanh module. *noticed all of my result as screenshot and file has been attached*

F) the last part of ~~of~~ we use TB of part D to simulate pre and post synthesis in this part we added .VO and .V and instantiate both of them is a testbench and we see 2 wave and the only thing that we should do is comparing both signals.

* the result has been attached *

compare \Rightarrow the delay of module that obtain from schematic is more than simulating with the code