


```
C:/intelFPGA/18.1/part1.sv (/MAJ_TB) - Default ===
Ln#
                                                                                                                                                                                                                        Y Wow □ Y
        timescale lns/lns
     module MAJ(input a,b,c,output w);
        supplyl vdd;
        supply0 Gnd;
        wire j1, j2, j3, j4, j5, j6;
        nmos# (3,4,5) T1 (j1, Gnd, b);
        nmos# (3,4,5) T2 (j2, Gnd, c);
        nmos# (3,4,5) T3 (j3, Gnd, c);
       nmos#(3,4,5)T4(j6,j1,a);
10
       nmos# (3,4,5) T5 (j6, j2,a);
11
       nmos# (3,4,5) T6 (j6, j3,b);
12
       nmos# (3,4,5) T7 (w, Gnd, j6);
13
       pmos# (5, 6, 7) T8 (j4, vdd, c);
14
       pmos# (5, 6, 7) T9 (j4, vdd, b);
15
       pmos# (5,6,7) T10 (j5,j4,a);
16
       pmos# (5,6,7) T11 (j5,j4,c);
17
       pmos# (5, 6, 7) T12 (j6, j5, a);
18
       pmos# (5,6,7) T13 (j6, j5,b);
19
       pmos# (5, 6, 7) T14 (w, vdd, j6);
20
       endmodule
21
     module MAJ_TB();
22
       logic a,b,c;
23
       wire myoutput;
24
       MAJ tabe (a, b, c, myoutput);
25
     initial begin
26
       #40 a=0;b=0;c=0;
       #40 c=1;
28
       #40 b=1;
29
       #40 c=0;
30
       #40 a=1;b=0;c=0;
31
        #40 c=1;
32
        #40 c=0;b=1;
33
        #300 $stop;
34
        end
35
       endmodule
36
```



```
C:/intelFPGA/18.1/part2_1.sv - Default ==
                                                                                                                                                                                          ( Now → Now →
 Ln#
        `timescale lns/lns
  2
      module NAND_2(input a,b,output w);
        supplyl vdd;
        supply0 Gnd;
  5
       wire jl;
       nmos#(3,4,5)Tl(jl,Gnd,a);
       nmos#(3,4,5)T2(w,j1,b);
       pmos#(5,6,7)T3(w,vdd,a);
       pmos#(5,6,7)T4(w,vdd,b);
 10
      endmodule
 11 pmodule NAND_2_TB();
 12
       logic a,b;
 13
       wire myoutput;
      NAND_2 tabe(a,b,myoutput);
 14
 15
       #40 a=0;b=0;
 16
 17
       #40 b=1;
 18
       #40 a=1;
 19
       #40 a=1;b=0;
 20
       #40 b=1;
 21
       #40 a=0;b=1;
 22
       #300 $stop;
 23
        end
 24
       endmodule
 25
```





```
C:/intelFPGA/18.1/part2_2.sv - Default ==
                                                                                                                                                                                                    * ■ Now *
 Ln#
         `timescale lns/lns
      module NAND_3(input a,b,c,output w);
        supplyl vdd;
        supply0 Gnd;
        wire jl,j2;
        nmos#(3,4,5)Tl(jl,Gnd,c);
        nmos#(3,4,5)T2(j2,j1,b);
        nmos#(3,4,5)T3(w,j2,a);
        pmos# (5, 6, 7) T4 (w, vdd, a);
  10
        pmos#(5,6,7)T5(w,vdd,b);
  11
        pmos# (5,6,7) T6 (w, vdd, c);
 12
       endmodule
      pmodule NAND_3_TB();
 13
 14
        logic a,b,c;
  15
        wire myoutput;
        NAND_3 tabe(a,b,c,myoutput);
 17
      initial begin
 18
        #40 a=0;b=0;c=0;
 19
        #40 c=1;
  20
        #40 b=1;
  21
        #40 c=0;
  22
        #40 a=1;b=0;c=0;
  23
        #40 c=1;
 24
        #40 c=0;b=1;
 25
        #300 $stop;
 26
        end
 27
       endmodule
 28
```



```
C:/intelFPGA/18.1/part3.sv - Default =
                                                                                                                                                                                                         16 Dock/Undock
 Ln#
         `timescale lns/lns
      module MAJ_NAND2(input a,b,c,output w);
        wire j1, j2, j3, j4;
        nand #(10,8)ml(jl,a,b);
        nand #(10,8)m2(j2,a,c);
        nand #(10,8)m3(j3,b,c);
       nand # (15,12) m4 (w,j1,j2,j3);
endmodule
      module MAJ_2_TB();
        logic a,b,c;
 10
  11
        wire myoutput;
      MAJ_NAND2 tabe2(a,b,c,myoutput);


□ initial begin
  12
  13
 14
        #40 a=0;b=0;c=0;
 15
        #40 c=1;
        #40 b=1;
 16
 17
        #40 c=0;
       #40 a=1;b=0;c=0;
 18
 19
        #40 c=1;
        #40 c=0;b=1;
 20
 21
        #300 $stop;
 22
        end
 23
        endmodule
 24
 25
```






```
C:/intelFPGA/18.1/part4.sv - Default =
                                                                                                                                                                                          Y ■ Now →
 Ln#
        `timescale lns/lns
  2 pmodule MAJ_12_TB();
       logic a,b,c;
        wire myoutput1, myoutput2;
       MAJ_NAND2 tabe2(a,b,c,myoutput2);
       MAJ tabel(a,b,c,myoutputl);
      initial begin
        #40 a=0;b=0;c=0;
        #40 c=1;
       #40 b=1;
 11
       #40 c=0;
       #40 a=1;b=0;c=0;
 12
 13
       #40 c=1;
       #40 c=0;b=1;
 14
       #300 $stop;
 15
 16
       - end
 17
      endmodule
 18
```

```
C:/intelFPGA/18.1/part5.sv - Default =
                                                                                                                                                                                            1 ■ Now → ▶
 Ln#
        `timescale lns/lns
 2  module MAJ5 # (parameter d0tol,dlto0) (input a,b,c , output w);
       assign #(d0tol,d1to0) w=(asb|bsc|asc);
      endmodule
  5 pmodule MAJ5_TB();
      logic a,b,c;
       wire myoutput, myoutput1;
       MAJ5 # (26,22) tabe(a,b,c,myoutput);
       MAJ tabel(a,b,c,myoutputl);
     initial begin
 11
       #40 a=0;b=0;c=0;
 12
       #40 c=1;
 13
       #40 b=1;
      #40 c=0;
 14
      #40 a=1;b=0;c=0;
 15
 16
      #40 c=1;
 17
       #40 c=0;b=1;
 18
       #300 $stop;
 19
      end
 20
       endmodule
```



```
C:/intelFPGA/18.1/part6.sv - Default =
                                                                                                                                                                                                         Y ■ Now →
 Ln#
         `timescale lns/lns
  2 \( \bar{\pi}\) module ODD6 \( \psi\) (parameter d0to1,dlto0) (input a,b,c,output w);
        assign #(d0tol,d1to0) w=(a^b^c);
       endmodule
      pmodule ODD6_TB();
        logic a,b,c;
        wire myoutput;
        ODD6 # (26,22) tabe2(a,b,c,myoutput);
      initial begin
        #2 a=0;
 11
        #20 a=1;
 12
        #2 b=0;
 13
        #20 b=1;
 14
        #2 c=0;
 15
        #20 c=1;
       repeat(10) #19 a=~a;
 17
        repeat(10) #57 b=~b;
 18
        repeat(10) #47 c=~c;
 19
        #2010 $stop;
 20
        end
 21
        endmodule
 22
 23
```



C:/intelFPGA/18.1/part7.sv (/Compare_TB) - Default = Y Wow □ Y Ln# 1 'timescale lns/lns logic a,b,c; wire r,s; MAJ5 #(26,22) tabel(a,b,c,r); ODD6 #(26,22) tabe2(a,b,c,s); initial begin #40 a=0;b=0;c=0; #40 c=1; #40 b=1; 10 11 #40 c=0; 12 #40 a=1;b=0;c=0; 13 #40 c=1; 14 #40 c=0;b=1; #300 \$stop; 16 - end 17 endmodule 18

Ln: 1 Col: 0

