

(25) with post with the constate statement and also using the design of post 4 I make a code that gets input Y and clock and reset and deinchements Y and put it in output Q.

The ade attached in small Sile.


after that I give the initial value at the first time > cbck=1, teset=I, on=1, D=8'billillill after that for handling the repeation I use initial repeat in my testbench and repeat the downcounter 255 Times in the initial repeat I change the clock crefy 300ms and every 200ms I put the output Q in the input D for the repeation.


also in the initial begin I change the value of reset from 1 to 0 offer ** 170ms

native > the downcounter work for suitable tength of the clock as we done and hardle in my cade

notice > the downcounter work for suitable tength of the clock as we done and hardle in my cade

offer that in the wave we see that lifter both dock the input deincrements and pass to the output for the after that in the wave of using d-latch repeation, and also we knows that This down-accounter but aparts are differently for eliminate that I use flip top instead of in the design and This structure has Transparency for eliminate that I use flip top instead of the clock.





- 29) in This part just like part 5 I writh system trening destribution of a down counter with stip stop of part 8 and using generate I handle down counter also I use many logic gates at of that attached in my siles
- Q10) in This part just nike part 6 I define same input such as \$\int \cdock reset_en_D \text{ and two audiput \$\interpret{901}} \text{ with ritial values that expected.} \text{ \$D_{\infty} \text{billillil}}, \text{ \$\int_{\infty} \text{8' billillil}}, in a text bench I define counciller part 6 & 9 with same input and different outputs. in This case I use initial report to bondle the reportion and cycleing with same input and different outputs. In This case I use initial report to bondle the reset to book to drange its reduce.

 for having enough time to act stocky state I determine 3000000 for my circuit cause of using complex gate also I put the odiput are to input D offer the deby that actores from my circuit cause of using complex gate and also I have a initial begin to bandle the reset value, and as we see on the water with the same and also I have a initial begin to bandle the reset value, and as we see on the water with the same and also I have a initial begin to bandle the reset value, and as we see on the water with the same and stocked in the same and deinvernenting because but for down and the reset of cook to drive the culput and deinvernenting because but for down and of the results attached in my files