



Q1)



* design of a sr-latch *

as we know we have 4 nands with 2 inputs then we calculate the delay of nand from the cross structure of Transistor.




⇒ 2-nand
To 0 ⇒ 8ns
To 1 ⇒ 8ns

in my code I define two wires s & r and then I drive the inputs of 4 nands. also we have two input S & R and two outputs named Q & Q-bar. in my code I define an input named clock according to the question in my testbench after 1 cycle of S And R we give 1,1 to the inputs of S & R to see memory loss

Q2)


inverter



⇒ a clocked d-latch

Q3) in this part I use a sr-latch of part 1 and with instantiate that and using not gate make a d-latch. after that I make a test bench to testing the operation of circuit. the operation with wave accepted and screenshot attached.

Q4)





* design of down counter * with active high enable

Q5) In this part with the generate statement and also using the design of part 4 I make a code that gets input Y and clock and reset and decrements Y and put it in output Q.

The code attached in finaly file.

Q6) in this part I define the input & output such as \Rightarrow clock-reset-en, D, output \Rightarrow Q in my testbench after that I give the initial value at the first time \Rightarrow clock=1, reset=1, en=1, D=8'b11111111 after that for handling the repetition I use initial repeat in my testbench and repeat the downcounter 256 times in the initial repeat I change the clock every 300ns and every 200ns I put the output Q in the input D for the repetition. also in the initial begin I change the value of reset from 1 to 0 after 170ns notice \Rightarrow the downcounter work for suitable length of the clock as we done and handle in my code after that in the wave we see that after each clock the input decrements and pass to the output for the repetition. and also we know that This down-counter don't work correctly in all of time cause of using d-latch repetition. and also we know that This down-counter don't work correctly in all of time cause of using d-latch in the design and This structure has Transparency for eliminate that I use Flip Flop instead of d-latch.



in this part, first I with system verilog of a flip flop using 2-d-latch and the using a not and a and gate design a synchronous reset for circuit as the question mention it. Then when $\left\{ \begin{array}{l} \text{reset}=0 \rightarrow Q=Q \\ \text{reset}=1 \rightarrow Q=0 \end{array} \right.$ The whole code attached in my files.

Q9) in this part just like part 5 I with system verilog declaration of a down counter with flip flop of part 8 and using generate I handle downcounter also I use many logic gates. all of that attached in my files

Q10) in this part just like part 6 I define same input such as \Rightarrow clock-reset-en, D and two output Q0, Q1 with initial values that expected. D0=8'b11111111, D1=8'b11111111, in a testbench I define down counter part 6 & 9 with same input and different outputs. in this case I use initial repeat to handle the repetition and cycling for having enough time to catch steady state I determine 300ns for clock to change its value. also I put the output Q to input D after the delay that catches from my circuit cause of using complex gate and also I have a initial begin to handle the reset value. and as we see on the wave with the same input for down-counter part 9 (flip flop) we need 2 cycle of clock to drive the output and decrementing but for down-counter part 8 (d-latch) we need 1 cycle of clock to drive the output and decrementing because of transparency it doesn't seem usable and we prefer to have a flip-flop down-counter all of the results attached in my files