



Q1) As we know a fulladder includes both MAJ and ODD gates as we made them in previous CA like below  $\rightarrow$



(1) MAJ gate



2) ODD gate

MAJ &amp; ODD gates.


in this part we use assign statement to write systemverilog description for MAJ & ODD gates.

we also use parameter syntax to using delay values as the parameters. but in code we have 2 gates with same input a,b,c and different output called CO for MAJ and S for ODD.

Q2) in this part we only declare ODD and MAJ gates in some module and use the  $\#(26,22)$  delay for MAJ and  $\#(22,26)$  delay for ODD gate as you see in my code my module name is FA with a,b,c inputs and CO, S outputs. notice as we calculate delays of ODD and MAJ gate in previous CA I will skip that!

Q3) in this part we make a 16 bits adder using 16 instances of the Fulladder of part 2. in my code I define a adder16 with two 16 bit inputs and one one bit input called CO and also with a 16 bits output called S and one bit output for carry out called C16. and also I have a array of wires define in this form  $\Rightarrow [16:0]c$ , I think there is no point about my code and the use of generate statement and the algorithm completely explain below

CO with an assign pass to an array and at the end of array the carry out connects to C16



Q4) in this part we write a testbench for part 3 to test our adder. like always in module adder16\_TB() I do that. inputs  $\Rightarrow \begin{cases} a, b \Rightarrow 16 \text{ bits} \\ cin \Rightarrow 1 \text{ bit} \end{cases}$ , output  $\begin{cases} sum \Rightarrow 16 \text{ bits} \\ cout \Rightarrow 1 \text{ bit} \end{cases}$ , as we know the output S is a 16 bits output then we ignore calculating the delay

$$CO \Rightarrow \begin{cases} \text{worst case to 0} \Rightarrow 26 \times 15 + 22 = 412 \text{ ns} \\ \text{worst case to 1} \Rightarrow 26 \times 16 = 416 \text{ ns} \end{cases}$$

for example  $C_{in} = 0$

To 1  $\Rightarrow$  worst case

in this example  $\text{cost} = 1$  and we repeat 16 times with  $\text{carry out} = 1 \rightarrow \text{To } 1$

word delay To 1 =  $16 \times 26 = 416 \text{ ns}$

words delay  $T_{01} = 16 \times 26 = 416 \text{ ns}$   
 another example for  $T_{00} \Rightarrow$  b changes to  $b = 0111111111111111$

[illegible]

[illegible]

Q5)

After simplify we have  $\Rightarrow S_0 = \bar{a}_0 \bar{b}_0 \bar{c} + a_0 \bar{b}_0 \bar{c} + \bar{a}_0 \bar{b}_0 c + a_0 \bar{b}_0 c$

$$S_1 = \overline{a_0} a_1 \overline{b_1} \overline{c_1} + \overline{a_0} a_1 \overline{b_0} b_1 + a_0 \overline{a_1} b_0 \overline{b_1} + a_0 a_1 b_0 b_1 + \overline{a_0} \overline{a_1} \overline{b_0} b_1 \\ + \overline{a_0} \overline{a_1} b_1 \overline{c_1} + \overline{a_1} \overline{b_0} b_1 \overline{c_1} + \overline{a_1} b_0 \overline{b_1} c_1 + a_0 \overline{a_1} \overline{b_1} c_1 + a_1 b_0 b_1 c_1 \\ + a_0 a_1 b_1 c_1 + \overline{a_1} \overline{b_0} b_1 c_0$$

$$\text{const} = a_1b_1 + a_0b_0b_1 + a_0b_0a_1 + b_0b_1c + a_0b_1c + b_0a_1c + a_0a_1c$$

in this part I write a single assign in my code and made a 2 bits adder.

but we have to calculate the worst path that includes all of our inputs After that we choose the worst delays and use their for parameters of my assign statement

Handwritten diagrams showing four 4x4 truth tables for a 2-bit adder. The top row shows the sum (S) and carry-out (Cout) for inputs a, b. The bottom row shows the sum (S) and carry-in (Cin) for inputs a, b. The tables are arranged in a 2x2 grid.

**Top Left Table (S, Cout):**

a\b	00	01	11	10
00	0	1	0	1
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1

**Top Right Table (S, Cout):**

a\b	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	1	0	1	0
10	1	0	1	0

**Bottom Left Table (S, Cin):**

a\b	00	01	11	10
00	0	0	1	0
01	1	1	0	1
11	0	0	1	0
10	1	1	0	1

**Bottom Right Table (S, Cin):**

a\b	00	01	11	10
00	0	0	1	0
01	1	0	0	0
11	0	1	1	0
10	1	0	0	0


Hand-drawn Karnaugh maps for the function  $F(a,b,c,d) = a + b + c + d$ .

The left map is for  $C=0$  and the right map is for  $C=1$ . Both maps show a 4x4 grid with variables  $a$  and  $b$  on the vertical axis and  $c$  and  $d$  on the horizontal axis.

For  $C=0$ , the 1s are at  $(a,b) = (0,1), (1,0), (1,1), (0,0)$ . The blue circle groups the 1s at  $(0,1)$  and  $(1,0)$ , and the red circle groups the 1s at  $(1,1)$  and  $(0,0)$ .

For  $C=1$ , the 1s are at  $(a,b) = (0,1), (1,0), (1,1), (0,0)$ . The blue circle groups the 1s at  $(0,1)$  and  $(1,0)$ , and the red circle groups the 1s at  $(1,1)$  and  $(0,0)$ .

Q5) The way I choose to calculate my delay is make on all NAND circuit with inverters.  
obviously we find out that the worst delays are belong to S1 because it has more NAND gates in compare to others.




$$\begin{aligned} T_{00} &\Rightarrow 8+5+7+12+15=47\text{ns} \\ T_{01} &\Rightarrow 7+15+15+7+10=54\text{ns} \end{aligned}$$


$$\text{2 input NAND} \begin{cases} T_{00} & 2\text{ns} \\ T_{01} & 6\text{ns} \end{cases}$$

$$\text{3 input NAND} \begin{cases} T_{00} & 12\text{ns} \\ T_{01} & 15\text{ns} \end{cases}$$

$$\text{NOT} \begin{cases} T_{01} & 5\text{ns} \\ T_{00} & 7\text{ns} \end{cases}$$



$$\begin{aligned} T_{00} &\Rightarrow 12+10+12+15=49\text{ns} \\ T_{01} &\Rightarrow 15+8+15+15=53\text{ns} \end{aligned}$$



$$\begin{aligned} T_{00} &\Rightarrow 8+10+12+10+12+10+8+15+10=95\text{ns} \\ T_{01} &\Rightarrow 10+8+15+8+15+10+8+15+10=99\text{ns} \end{aligned}$$


$$\text{TOTAL delay} = \begin{cases} T_{00} = 95\text{ns} \\ T_{01} = 99\text{ns} \end{cases}$$



Q6) in this part we use generate statement to make a 16 bit adder with instances of 8, 2-bit adder of part 5. but in my code similarly I define a module with

inputs { 16bits a,b  
1bit cin } , output { 16bits s  
1bit c18 } wire [8:0] ci

The algorithm



adder 16 bit using 2 bit adder

\* cin with an assign, pass to an array and at the end of array the carry out cascade to c18

a,b for 16bit adders are 2bits inputs then in this module the steps of a,b,s are dual.

Q7) in this part I write a testbench to examine that the adder works correctly like always in module adder16withadder2-TB0 I do that.

inputs { a,b 16bits  
cin 1bit } , output { sum 16bits  
cout 1bit }

calculating delay  $\Rightarrow$   $\left\{ \begin{array}{l} T_{01} \Rightarrow \text{worst} \Rightarrow 8 * 99 = 792 \text{ ns} \\ T_{00} \Rightarrow \text{worst} \Rightarrow 8 * 99 = 792 \text{ ns} \end{array} \right.$

The testvector and other descriptions attach completely in my code.

The screenshots will be attached in final file.

Test vector

$\left\{ \begin{array}{l} T_{00} \Rightarrow a = 0000000000000000, b = 1111111111111111, cin = 0 \\ T_{01} \Rightarrow a = 1111111111111111, b = 0000000000000000, cin = 0 \end{array} \right.$

Q8) in this part I instantiate both adders of part 3 and part 6 in a test bench with below data.

$\left\{ \begin{array}{l} \text{adder16\_withadder2} \Rightarrow (\text{part 6}) \text{ input } a,b,cin, \text{ output } \text{sum}, \text{cout} \\ \text{adder16\_withfulladder} \Rightarrow (\text{part 3}) \text{ input } a,b,cin, \text{ output } \text{sum1}, \text{out1} \end{array} \right.$

both adders have some outputs that was foreseen. However the adder which make with 16 instances of the fulladder is fater than other. as you see the delays of adder which make with 16 FAs are less than other.