

est or you see based on the Top level design I generated the systemetribag ande of the SSR7 as you see in Top design I have a datapath includes 2 residue +1 register in This part I have sust made a relation between the varius module of residue and register. For initial state I have a Ino to drive output to zero and make sure that I never suced up with the z or x rature and also I have a PLU signal to load 12 into autput. I use behavioral made of orde and only use from always statements, includition I generated a container with signals much as and any use from always statements, includition I generated a container with signals much as ready and short and also Ino, Inoc, upc that all of that make a module asked container it maked such like the statemachine as you saw in part I and with case statement and it maked such like the statemachine as you saw in part I and with case statement and it maked such like the statemachine as you saw in part I and with case statement and it maked such like the various states. In the lost part I instantiated 2 module in always statement I hande the various states. In the lost part I instantiated 2 module in one module called SS that Green both of Op and controller.

* all of my code attached in my zip files

exording to the question after instantiate of my module and define the input and output

according to the question after instantiate of my module and define the input and output

I dedalled my SS module with inputs and outputs, in This port I use for state mant to hundle

the driving chunks and also use repeat to generate clockpulse and also use than do m to gain

the driving chunks and also use repeat to generate clockpulse and also use than do me to gain

the driving chunks and also use repeat to generated 4 Times to show that my cool defenily work

condam variable in my code upper steps repeated 4 Times to show that my cool defenily work

catedy

Q4) in this part I synthesize my orde into a systemizering HDL file and after that I asent the derise of SSR7 and study all of the reports and all of that will be attached.

In second part of Question 4 I investigate the Valrious type of "Views" such as RTL and Technology and etc in This part I will attached all of my results in xip files