



Q1) inBus  $\Rightarrow$  6bit

A)




\* Datapath of the SSR7 \*


B)



\* Controller of the SSR7 \*



C)



\* The schematic of whole SSR7 \*

Q2) as you see based on the Top-level design I generated the system-level code of the SSR7 as you see in Top design I have a datapath includes 2 residue + 1 register in this part I have just made a relation between the various module of residue and register. for initial state I have a In0 to drive output to zero and make sure that I never faced up with the 'z' or 'x' value and also I have a P.Ld signal to load R2 into output. I use behavioral mode of code and only use from always statements. in addition I generated a controller with signals such as Ready and start and also In0, In0c, upc that all of that make a module called Controller it makes just like the state machine as you saw in part 1 and with case statement and always statement I handle the various states. in the last part I instantiated 2 module in one module called SS that covers both of Dp and Controller.

\* all of my code attached in my zip files

Q3) in this part every 8 chunks being synchronous with 8 clock and given to the input manually according to the question after instantiate of my module and define the input and output I deduced my SS module with inputs and outputs. in This part I use for statement to handle the driving chunks and also use repeat to generate clock pulse and also use \$random to gain random variable in my code upper steps repeated 4 Times to show that my code definitely work

correctly

---

Q4) in this part I synthesize my code into a synthesizing HDL file and after that I sent the derive of SSR7 and study all of the reports and all of that will be attached. in second part of question 4 I investigate the various type of "views" such as RTL and Technology and etc in This part I will attached all of my results in zip files