A) the first step for resigning the tanh module is generating Rom; in this part we need a mist file to store data as shown below.


1 001 100 1011

170 111

Lot Form

16

After that I use the 1-port Rom pointities of quites to load my mit file and generate Rom B in this port according to the discribition of CA I made all of block inneed to besign the datapath



* the determine of touch one dute *

CXOY

16

16

- c) the verilog ade has been attached in my file. [Loth of & controll writ]

 D) in quites I complete my schematic arount and connected to others unit such as cur unit that that the whole tenth module. and Then I whole a testbouch to test my module to make whole tenth module. and Then I whole a testbouch to test my module to make the test my module included a testbouch to the fix point 16 bit input and adjust mentioned as below. It is point to the fix point a fractional part integer out.