QI) As we know a full adder includes both mas and only gates as we made their in previous CA

like below of



2) ODD gate

in this part we use assign statement to write systemetrilog description for MAJ 2 000 gates.


but in orde we have 2 gates with some input as be and disprent output called co for maj and s we also use parameter syntax to using delay values as the parameters.

Q2) in this part we only declare ODD and MAJ gates in some module and use the *(26,22) delay for MAJ and *(22,26) delay for odd gate as you see in myode my module name is FA with a, b, c inputs notices as we calculate delays of opp and MAJ gate in previous CA and co, s outputs. I will skip that !

Q3) in this part we make a 16 bits adder using 16 instances of the Full adder of part 2.

in my ode I define a adder 16 with two 16 bit inputs and are one bit input called co and also with a 16 bits output aned s and one bit output for any out asled c16. and aslo I have a array of wites define in this form > [16:0] c , I think there is no point about my code and the use of generate statement and the algulithm completely explains below

and at the end of army the comy out associate to C16 as with an assign pass to an orray



24) in this part we write a testberch for part 3 to test our adder like aways in module adder 10_TB() I do that. , sas we know the output s is a 16 bits output inputs > {a,b > 16 bits , output } sum > 16 bits cin > 1 bit , output | sout > 1 bit then we ignote adapting the leby

Co \Rightarrow { worst case to 0 \Rightarrow 26×15+22=412ng worst case to 1 \Rightarrow 26×16 = 416ns

