Experiment #2 - Frequency Regulation

Mohammad Hossein Ataie, 810197632

Abstract: Generating clock signals with specific frequency is very important in the digital system. Generating clock that its frequency is based on existing clock input is a good method for this work. The output signal(new clock signal) frequency is based on the input signal frequency and ratio that we expect.


Keywords: clock divider, frequency regulation, Frequency range specification

I. INTRODUCTION:

In this part, we simulate circuits using LTspice. First, we design circuits and then simulate them to observe the output signals. We measure clock cycle time and frequency based on output signals.

II. DESIGN DESCRIPTION AND SYNTHESIS

Figure 1 show the design of system. System consist of counter, ring oscillator, toggle (D flip-flap), and gate, inverter, preprocessing unit and frequency regulator. This system is frequency regulation and generate output based on input clock frequency and input ratio (and ring oscillator frequency). Output of this system is new clock signal, that is shown in this design with psi name. RTL design of the preprocessing unit also is shown in figure 2.



A $A \rightarrow B$ B

CYB

C=B

CYB

C=B

CYB

C=B

CYB


Figure 2, Pre-Processing unit RTL design

C > max

setPeriod/2(case2). Table 1 show test one and output signals for this test are show in figure 5 and figure 6.

Ring oscillator Desired Final Initial Setperiod frequency(MHz) frequency(kHz) parallel parallel

Outputs of frequency regulator(addjastedDiv) are connected to inputs of counters in testbench code. Testbench code has been attached. Figure 3, figure 4 are shown circuit connecting and figure 5 show connecting of frequency regulator. This design has been attached (lab2.bdf file).



WP of duration OHTE duration

Figure5

III. DESIGN SIMULATION IN MODELSIM

For testing this system, we use modelsim. In our testbench, we use result of quartes (.vo file) and connected this module to ring oscillator module. In test bench we can't change ring oscillator features (inverter delay and number of them) and we are forced to use many testbench for experiment expectations. One important thing is that' when setPeriod is n, we generate output signal with 1/(2n) input clock frequency, because we compare duration with setPeriod and we count duration when psi is 1. Results that is shown below are based on this case(case1). If we want to generate clock with frequency that is 1/n input frequency, we should compare duration with setPeriod/2(case2). Table 1 show test one and output signals for this test are show in figure 5 and figure 6.

Table1

200

20

loads

205(204)

loads

130

125






Figure11

Ring oscillator	Desired	Final	Initial	Setperiod
frequency(MHz)	frequency(kHz)	parallel	parallel	
		loads	loads	
20.83	200	203(202)	130	125

Table2

Table 3 show test one and output signals for this test are show

in figure 12, figure 13 and figure 14.				
/TB/addjastedDiv	11010010	11 11 11 11 11 11 11 11 11 11 11 10		
/TB/dec	St0			
→ /TB/duration	01111101			
/ /TB/Inc //TB/psi //TB/pulse	St0 St1 St0			
□ /TB/setPeriod	01111101	01111101		
E ■ Now		720000000 ps 760000000 ps 80		
Figure12				
☐- → /TB/addjastedDiv → /TB/ck	11010010	110 111001111 111010000 111010001111010010		
/T8/dec	Sto			
TB/duration	01111101	B - 10000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000		
// //B/Inc	St0	والمرائد الأواق والمراقبية		
/TB/psi	St1			
/TB/pulse	StD			
□- /TB/setPeriod	01111101	01111101		



Figure 14

In all test, all things are same, except ring oscillator frequency. With ring oscillator frequency changing, final parallel loads change, but desired frequency doesn't change. Because desired frequency depends on setPeriod and frequency of frequency regulator clock.