



**Faculty of Engineering & Technology**  
**Electrical & Computer Engineering Department**

**COMPUTER DESIGN LABORATORY ENCS 4110**

**Experiment No. 3 -ARM Assembly**

**ARM's Flow Control Instructions**

**Report 1**

---

**Prepared by:**

Mohammad Abu Shams

1200549

**Instructor:** Dr. Abualseoud Hanani

**Assistant:** Eng. Raha Zabadi

Section: 1

Date: 29-7-2022

Birzeit

## Abstract

The experiment's goals include learning about ARM branch and compare instructions and how to use them for loops and conditional statements. In order to become more accustomed to and comprehend ARM assembly instructions, we will be dealing with strings by building some codes, debugging them, and then running them.

## Table of Contents

<b><i>Abstract</i></b>	<b><i>I</i></b>
<b><i>List of figures</i></b>	<b><i>III</i></b>
<b><i>List of tables</i></b>	<b><i>IV</i></b>
<b><i>Theory</i></b>	<b><i>1</i></b>
<b>Setting Condition Code Flags</b>	<b>2</b>
<b>The Encoding Format for Branch Instructions</b>	<b>2</b>
<b>Branch and Control Instructions</b>	<b>5</b>
<b>Examples of Compare Instructions</b>	<b>7</b>
<b><i>Procedure</i></b>	<b><i>8</i></b>
<b>Example 1 Using Branch Instruction</b>	<b>8</b>
<b>Example 2 Using Branch Instruction</b>	<b>10</b>
<b>Lab Assignment</b>	<b>12</b>
<b>Task</b>	<b>14</b>
<b><i>Conclusion</i></b>	<b><i>17</i></b>
<b><i>Feedback</i></b>	<b><i>18</i></b>
<b><i>References</i></b>	<b><i>19</i></b>

## List of figures

<i>Figure 1: ARM register set [1]</i>	<i>1</i>
<i>Figure 2: The encoding format for the branch instruction [3]</i>	<i>2</i>
<i>Figure 3: ARM Instruction [5]</i>	<i>3</i>
<i>Figure 4: Assembly code 1</i>	<i>8</i>
<i>Figure 5: Debugging the first code</i>	<i>9</i>
<i>Figure 6: Assembly code 2</i>	<i>10</i>
<i>Figure 7: Debugging the second code</i>	<i>11</i>
<i>Figure 8: Lab assignment code</i>	<i>12</i>
<i>Figure 9: Debugging lab assignment code</i>	<i>13</i>
<i>Figure 10: Task code</i>	<i>14</i>
<i>Figure 11: Debugging task code</i>	<i>15</i>

## List of tables

<i>Table 1: Condition in branch instruction</i>	4
-------------------------------------------------	---

## Theory

The default sequential execution is altered via ARM's flow control instructions. They manage the processor's functionality and the order in which instructions are executed. As seen in the diagram below, ARM contains 16 programmer-visible registers and a Current Program Status Register, or CPSR.




Figure 1: ARM register set [1]

R0 to R12 are the general-purpose registers.

R13 is reserved for the programmer to use it as the stack pointer.

R14 is the link register which stores a subroutine return address.

R15 contains the program counter and is accessible by the programmer.

### Condition code flags in CPSR:

N - Negative or less than flag

Z - Zero flag

C - Carry or borrow or extended flag

V - Overflow flag

The least-significant 8-bit of the CPSR are the control bits of the system. The other bits are reserved[2].


### Setting Condition Code Flags

Some instructions, such as Compare, given by `CMP R1, R2` which performs the operation  $R1 - R2$  have the purpose of setting the condition code flags based on the result of the subtraction operation.

The arithmetic and logic instructions affect the condition code flags only if explicitly specified to do so by a bit in the OP-code field. This is indicated by appending the suffix `S` to the OP-code. For example, the instruction `ADDS R0, R1, R2` sets the condition code flags. But `ADD R0, R1, R2` does not.

### The Encoding Format for Branch Instructions

Conditional branch instructions contain a signed 24-bit offset that is added to the updated contents of the Program Counter to generate the branch target address. Here is the encoding format for the branch instructions:



*Figure 2: The encoding format for the branch instruction [3]*

Offset is a signed 24-bit number. It is shifted left two-bit positions (all branch targets are aligned word addresses), signed extended to 32 bits, and added to the updated PC to generate the branch target address. The updated PC points to the instruction that is two words (8 bytes) forward from the branch instruction.

ARM instructions are conditionally executed depending on a condition specified in the instruction. The instruction is executed only if the current state of the processor condition code flag satisfies

the condition specified in bits 31-28 of the instruction. Thus, the instructions whose condition does not meet the processor condition code flag are not executed. One of the conditions is used to indicate that the instruction is always executed.

Here is a more detailed description[4].

31-28	27	26	25	24-21	20	19-16	15-12	11-0
cond	0	0	I	opcode	S	Rn	Rd	Operand 2

- ▶ Rn = source register operand 1
- ▶ Rd = destination register
- ▶ 31-28: condition code
  - ALL arm instructions can be conditionally executed
  - eg: ADDEQ
    - add, but only if the previous operation produced a result of zero
    - checks CPSR stored from previous operation

*Figure 3: ARM Instruction [5]*

All the ARM instructions are conditionally executed depending on a condition specified in the instruction (bits 31-28).



Table 1: Condition in branch instruction

<u>CONDITION</u>		<u>Flags</u>	<u>Note</u>
<b>0000</b>	EQ	Z==1	Equal
<b>0001</b>	NE	Z==0	Not Equal
<b>0010</b>	HS/CS	C==1	>= (u) / C=1
<b>0011</b>	LO/CC	C==0	< (u) / C=1
<b>0100</b>	MI	N==1	minus ( neg )
<b>0101</b>	PL	N==0	plus ( pos )
<b>0110</b>	VS	V==1	V set ( ovlf )
<b>0111</b>	VC	V==0	V clr
<b>1000</b>	HI	C==1&&Z==0	> (u)
<b>1001</b>	LS	C==0&&Z==1	<= (u)
<b>1010</b>	GE	N==V	>=
<b>1011</b>	LT	N!=V	<
<b>1100</b>	GT	Z==0&&N==V	>
<b>1101</b>	LE	Z==1&&N!=V	<=
<b>1110</b>	AL	always	
<b>1111</b>	NE	never	

(u) = unsigned

The instruction is executed only if the current state of the processor condition code flag satisfies the condition specified in bits 31-28 of the instruction.

The instructions whose condition does not meet the processor condition code flag are not executed.

One of the conditions is used to indicate that the instruction is always executed.

## Branch and Control Instructions

Branch instructions are very useful for selection control and looping control.

Here is a list of the ARM processor's Branch and Control instructions.

B loopA ; branch to unconstrainedly label loopA

---

BEQ target ; When Z = 1, conditionally branch to the target

---

BNE AAA ; branch to AAA when Z = 0

---

BMI BBB ; Branch to BBB when N = 1

---

BPL CCC ;Branch to CCC from BPL when N = 0

---

BLT labelAA ; Conditionally branch to label labelAA,  
; N set, V clear, or N clear, V set  
; i.e.,  $N \neq V$

---

BLE labelA ; Conditionally branch to label labelA,  
; when less than or equal to, N set and V clear  
; or N clear and V set  
; i.e.  $Z = 1$  or  $N \neq V$

---

BGT labelAA                   ; Conditionally branch to label labelAA,  
                                  ; Z clear and either N set and V set  
                                  ; or N clear and V clear  
                                  ; that is,  $Z = 0$  and  $N = V$

---

BGE labelA                   ; Conditionally branch to label labelA,  
                                  ; when greater than or equal to zero,  
                                  ; Z set or N set and V clear; or N clear and V set  
                                  ; that is,  $Z = 1$  or  $N \neq V$

---

BL funC                       ;Branch to function funC using a link (Call),  
                                  ;return address is recorded in LR, register R14

---

BX LR                         ;Return from function call

---

BXNE R0                      ;Conditionally branch to the address stored in R0

---

BLX R0                       ; Branch with link and exchange also Call to an address kept in R0.

## Examples of Compare Instructions

Mnemonic

Meaning

-----  
CBZ R5, target

; If R5 is zero, take the forward branch  
-----

CBNZ R0, target

; If R0 is not zero, take the forward branch  
-----

CMP R2, R9

; Update the N, Z, C, and V flags, R2 –R9  
-----

CMN R0, #6400


; R0 + #6400, update the N, Z, C, and flags  
-----

CMPGT SP, R7, LSL #2

; Update the N, Z, C, and V flags  
-----

## Procedure

### Example 1 Using Branch Instruction



```
Project
├── Project: E1
│   ├── Target 1
│   └── Source Group 1
└── E1.s
1 PRESERVE8
2 THUMB
3 AREA RESET, DATA, READONLY
4 EXPORT __Vectors
5 __Vectors
6 DCD 0x20001000 ; stack pointer value when stack is empty
7 DCD Reset_Handler ; reset vector
8
9 ALIGN
10 string1
11     DCB "Hello world!",0
12
13 AREA MYCODE, CODE, READONLY
14 ENTRY
15 EXPORT Reset_Handler
16 Reset_Handler
17     LDR R0, = string1 ; Load the address of string1 into the register R0
18     MOV R1, #0 ; Initialize the counter counting the length of string1
19 loopCount
20     LDRB R2, [R0] ; Load the character from the address R0 contains
21     CMP R2, #0
22     BEQ countDone
23
24 ; If it is zero...remember null terminated...
25 ; You are done with the string. The length is in R1.
26     ADD R0, #1 ; Otherwise, increment index to the next character
27     ADD R1, #1 ; increment the counter for length
28     B loopCount
29
30 countDone
31 STOP
32     B STOP
33 END
```

Build Output

```
linking...
Program Size: Code=28 RO-data=24 RW-data=0 ZI-data=0
".\Objects\E1.axf" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:00
```

Figure 4: Assembly code 1





Figure 5: Debugging the first code

This code count the length of a string (“Hello world!”) and stored it into R1,, length of string is 12 characters, which equal C in hexadecimal that’s appear in the right side of screenshot in the register R1.

## Example 2 Using Branch Instruction



```
Project
├── Project: E2
│   ├── Target 1
│   └── Source Group 1
└── E2.s
    1 PRESERVE8
    2 THUMB
    3 AREA RESET, DATA, READONLY
    4 EXPORT __Vectors
    5 __Vectors
    6     DCD 0x20001000 ; stack pointer value when stack is empty
    7     DCD Reset_Handler ; reset vector
    8     ALIGN
    9 ;Your Data section
    10 ;AREA DATA
    11 ; AREA MYRAM, DATA, READWRITE
    12 SUMP DCD SUM
    13 N DCD 5
    14     AREA MYRAM, DATA, READWRITE
    15 SUM DCD 0
    16
    17 ; The program
    18 ; Linker requires Reset_Handler
    19     AREA MYCODE, CODE, READONLY
    20     ENTRY
    21     EXPORT Reset_Handler
    22 Reset_Handler
    23 ;;;;;;;;;;;User Code Start from the next line;;;;;;;;;;;;;;
    24     LDR R1, N ;Load count into R1
    25     MOV R0, #0 ;Clear accumulator R0
    26 LOOP
    27     ADD R0, R0, R1
    28     SUBS R1, R1, #1 ;Decrement loop counter R1
    29     BGT LOOP ;Branch back if not done
    30     LDR R3, SUMP ;Load address of SUM to R3
    31     STR R0, [R3] ;Store SUM
    32     LDR R4, [R3]
    33 STOP
    34     B STOP
    35     END
    36

Build Output
Program Size: Code=24 RO-data=16 RW-data=4 ZI-data=0
".\Objects\E2.axf" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:01
```

Figure 6: Assembly code 2





Figure 7: Debugging the second code

This code count the integer between 0 and N , but in this code N=5, so it adding the numbers between 0-5 which is 1+2+3+4+5 and the result equal 15 which equal F in hexadecimal and this result stored in register R0 and load into a register R4.



## Lab Assignment



```
1      PRESERVE8
2      THUMB
3      AREA RESET, DATA, READONLY
4      EXPORT __Vectors
5      __Vectors
6      DCD 0x20001000
7      DCD Reset_Handler
8      ALIGN
9      AREA MYRAM, DATA, READONLY
10     st DCD "ARM assembly language is important to learn!",0
11     vowels DCD "AIUOEaiuae",0
12
13     AREA MYCODE, CODE, READONLY
14     ENTRY
15     EXPORT Reset_Handler
16 Reset_Handler
17     MOV R1,#0
18     MOV R2,#0
19     LDR R0,=st
20     LDR R8,=vowels
21 loop
22     LDRB R3,[R0]
23     LDR R8,=vowels
24     CMP R3,#0
25     BEQ STOP
26 loop2
27     LDRB R4,[R8]
28     CMP R3,R4
29     ADDEQ R1,R1,#1
30     ADDEQ R0,R0,#1
31     BEQ loop
32     CMP R4,#0
33     BEQ nonev
34     ADD R8,R8,#1
35     BNE loop2
36 nonev
37     ADD R2,R2,#1
38     ADD R0,R0,#1
39     LDR R8,=vowels
40     B loop
41
42 STOP
43     B STOP
44     END
```

Build Output

```
assembling ass.s...
linking...
Program Size: Code=72 RO-data=64 RW-data=0 ZI-data=0
'..\Objects\ass.axf' - 0 Error(s), 0 Warning(s).
```


```
32      CMP R4,#0
33      BEQ nonev
34      ADD R8,R8,#1
35      BNE loop2
36 nonev
37      ADD R2,R2,#1
38      ADD R0,R0,#1
39      LDR R8,=vowels
40      B loop
41
42 STOP
43      B STOP
44      END
```

Figure 8: Lab assignment code



## Task

Given Two strings sort them alphabetically and store them in memory




```
Project: TDDD
Target 1
Source Group 1

1 PRESERVE8
2 THUMB
3 AREA RESET, DATA, READONLY
4 EXPORT __Vectors
5 __Vectors
6 DCD 0x20001000
7 DCD Reset_Handler
8
9 str1 DCB "Ali",0
10 str2 DCB "Aws",0
11
12 AREA MYRAM, DATA, READWRITE
13 RESULT SPACE 15
14 AREA MYCODE, CODE, READONLY
15 ENTRY
16 EXPORT Reset_Handler
17 Reset_Handler
18
19 LDR R0,=str1
20 LDR R1,=str2
21 Loop
22
23 LDRB R2,[R0]
24 LDRB R3,[R1]
25 CMP R2,R3
26 ADD R0,R0,#1
27 ADD R1,R1,#1
28 BEQ Loop
29 BLO jump
30 LDR R4,=str2
31 LDR R5,=str1
32 B jump2
33
34
35 LDR R4,=str1
36 LDR R5,=str2
37 jump2
38
39 LDR R6,=RESULT
40 STR R4,[R6]
41 ADD R6,R6,#4
42 STR R5,[R6]
43 LDR R6,=RESULT
44 LDR R0,=str1
45 LDR R1,=str2
46
47 HERE
48 B HERE
49 END
```

Build Output

```
assembling TDDD.s...
linking...
Program Size: Code=64 RO-data=16 RW-data=16 ZI-data=0
".\Objects\TDDD.axf" - 0 Error(s), 0 Warning(s).
```



```
33 jump
34
35 LDR R4,=str1
36 LDR R5,=str2
37 jump2
38
39 LDR R6,=RESULT
40 STR R4,[R6]
41 ADD R6,R6,#4
42 STR R5,[R6]
43 LDR R6,=RESULT
44 LDR R0,=str1
45 LDR R1,=str2
46
47 HERE
48 B HERE
49 END
```

```
64 RO-data=16 RW-data=16 ZI-data=0
- 0 Error(s), 0 Warning(s).
00.00.00
```

Figure 10: Task code





Figure 11: Debugging task code

The result is in the address of register R6, and ( Aws ) and ( Ali ) they are equal in (A) so we compare with the second letter and ( l ) is greater than ( w ) alphabetically, so Ali stored first in memory in the register R0 with address 0x08000008, and Aws stored in register R1 with address 0x0800000C, and when we entered the address of register R0 we found character of Ali appeared :

A = 65 in decimal = 41 hexadecimal

l = 108 in decimal = 6C in hexadecimal

i = 105 in decimal = 69 in hexadecimal

and when I entered the address of register R1 I found character of Aws appeared:

A = 65 in decimal = 41 hexadecimal

w = 119 in decimal = 77 in hexadecimal

s = 115 in decimal = 73 in hexadecimal

## Conclusion

In this experiment, I learnt about some new branch instruction and strings and I wrote sum codes on this topic including: count sum of numbers and find the length of string and count number of vowels and non-vowels in a string, also I wrote a task code that sort string alphabetically. After this I can deal with strings and branch now, and I understood the importance of branch instructions and how to use them to make conditional statements and loops.

## Feedback

This experiment is a nice one, I learnt some new ideas in Assembly languages and the time of this experiment was perfect and I finished my tasks and work before ending time.

## References

- [1] *ENCS4110 Lab Manual Page 1*. (2022, 7 29). Retrieved from  
file:///C:/Users/lenovo/Downloads/Documents/Exp3\_ARM%20Flow%20Control%20Instructions.pdf
- [2] *ENCS4110 Lab Manual Page 2*. (2022, 7 29). Retrieved from  
file:///C:/Users/lenovo/Downloads/Documents/Exp3\_ARM%20Flow%20Control%20Instructions.pdf
- [3] *ENCS4110 Lab Manual Page 2*. (2022, 7 29). Retrieved from  
file:///C:/Users/lenovo/Downloads/Documents/Exp3\_ARM%20Flow%20Control%20Instructions.pdf
- [4] *ENCS4110 Lab Manual page 2*. (2022, 7 29). Retrieved from  
file:///C:/Users/lenovo/Downloads/Documents/Exp3\_ARM%20Flow%20Control%20Instructions.pdf
- [5] *ENCS4110 Lab Manual Page 3*. (2022, 7 29). Retrieved from  
file:///C:/Users/lenovo/Downloads/Documents/Exp3\_ARM%20Flow%20Control%20Instructions.pdf