

# Faculty of Engineering & Technology Electrical & Computer Engineering Department

**COMPUTER ARCHITECTURE: ENCS4370** 

**Project2: Report** 

# Prepared by:

Mohammad Abu Shams 1200549

Abdalrahim Thiab 1202102

Nirmeen Shaikh 1200200

Instructor: Dr. Ayman Hroub

**Section:** 2

**Date:** 20-6-2023

**Birzeit** 

#### **Abstract**

This project focuses on designing, implementing, and verifying a multi-cycle RISC processor using Verilog. The processor architecture is based on a 16-bit instruction and word size. There will be eight 16-bit general-purpose registers from R0 through R7; R0 will be hardwired to zero, and one 16-bit program counter (PC). Moreover, it will support four instruction formats: R-type, I-type, J-type, and S-type, each with its opcode and functionality. Multi-cycle design of instruction execution allows appropriate processor resources through pipelining and reuse of functional units like the ALU and memory between dichotomous instruction phases. The processor has separate instruction and data memories, byte-addressable, using little-endian byte ordering for its improved performance and easy memory access.

Verification was done through heavy simulations with test benches that ran a wide variety of code sequences to test the correct functionality of all instructions implemented in the ISA. A detailed datapath and control unit drives the multi-cycle execution, including the generation of the right ALU signals for conditional branches and the right flag generations for the same. Instructions in the ISA capture all the basic operations: arithmetic, logical, load/store, and branches—enough to write functional programs. Team members worked collaboratively, fully understanding and implementing the processor. The detailed description includes the datapath, control signals, block diagrams of the processor, and simulation results— evidence that the processor has been correctly implemented and is functional.

# **Table of Contents**

bstractbstract	I
ist of FiguresII	Ι
ist of TablesIV	V
Design and Implementation	1
1.1 PC (Program Counter)	2
1.2 Register File	3
1.3 Data Memory	3
1.4 ALU	4
1.5 Extender	4
1.6 Instruction memory	4
1.7 Control Unit	4
Boolean Equation	7
. Testing	8
ALU:	8
Extender8:	8
Extender5:	8
Register file	9
Mux2x1:	9
Mux3x1:	0
Mux4x1:	0
Data Memory:	1
Instruction Memory	1
Control Unit:	1
PC selector	2
Adder 16 bit:	2
. Multi-cycle implementation 1	3
. Team Work 1	9
. Conclusion	0

# **List of Figures**

Figure 1: Data Path	l
Figure 2: ALU test bench	8
Figure 3: Extender8 test bench	8
Figure 4: Extender5 test bench	8
Figure 5: register file test bench	9
Figure 6: Mux 2x1 test bench	9
Figure 7: Mux 3x1 test bench	10
Figure 8: Mux 4x1 test bench	10
Figure 9: data memory test bench	11
Figure 10: instruction memory test bench	11
Figure 11: control unit test bench	11
Figure 12: PC Selector test bench	12
Figure 13: Adder test bench	12
Figure 14: Instruction fetch	13
Figure 15: Instruction decode	14
Figure 16: Execute stage	14
Figure 17: Memory stage	15
Figure 18: Instructions	15
Figure 19: the instructions in the multi-cycle data path	16
Figure 20: Monitor values and print at each time step	16
Figure 21: Path test bench.	18

# **List of Tables**

Table 1: PC Control Truth Table	
Table 2: Main Control Truth Table	4
Table 3: ALU Control Truth Table	. (
Table 4: Main Control Signals	. (
Table 5: Mux 2x1 truth table	
Table 6: Mux 3x1 Truth table	
Table 7: Mux 4x1 truth table	

# 1. Design and Implementation




Figure 1: Data Path

## 1.1 PC (Program Counter)

The Program Counter (PC) in this RISC processor is essential for finding the memory address of the next instruction. It changes based on different types of operations: R-type, I-type, J-type, and S-type. Normally, the next PC value is PC + 2.

For branch instructions like BEQ, the PC updates to PC + sign\_extended(imm) \* 2 if the condition is true. This allows the program to jump to different parts conditionally. A multiplexer, controlled by the PCSrc signal, helps select the correct PC value based on the current operation.

In jump instructions like JMP, the PC changes to a new address made by combining the upper bits of the current PC with a 12-bit offset (imm12). For JAL (Jump and Link), it updates the PC similarly and also saves PC + 2 in register R7 as the return address.

This design uses a multiplexer with the PCSrc control signal to choose the right next PC address, ensuring smooth and accurate execution of instructions across different scenarios.

Table 1: PC Control Truth Table

PC Control Truth Table							
OP	Type	Zero flag	PCsrc				
All-ops R-Ty		X	0 (PC+2)				
All-ops	S-Type	X	0 (PC+2)				
RET		X	3 (PC = Reg[r7])				
Else ops	J-Type	X	1 (Jump Target)				
1000 to 1011		0	0 (PC+2)				
1000 to 1011	I-Type	1	2 (PC + Imm)				
Else ops		X	0 (PC+2)				

Note: Zero flag is set when compare Reg(Rd) & Reg(R0).

1000 to 1011: BGT, BGTZ, BLT, BLTZ, BEQ, BEQZ, BNE and, BNEZ.

### 1.2 Register File

The register file in this RISC processor is very important for quickly storing and accessing data during program execution. It uses three 3-bit inputs to choose which registers to read from or write to. These inputs are called Rs1, Rs2/Rd, and Rd.

Rs1 always selects a register to read from. Rs2/Rd can either select another register to read from or a register to write to, depending on what the instruction needs.

The third input, Rd, is only used to select the register where data will be written after an operation. The data to be written comes through the BusW input, which is a 16-bit data bus. The register file works with a clock signal and a RegWr signal. The RegWr signal allows writing when it is set to high.

The outputs from the register file are provided through two buses: BusA and BusB. BusA reads data from the register chosen by Rs1. BusB reads data from the register chosen by Rs2 or Rd. This setup allows other parts of the processor to use these data values for calculations and other operations.

Writing to the register file only happens if the RegWr signal is active. When RegWr is active, data from BusW is written to the register specified by Rd. The register R0 is special: it is always set to zero and cannot be written to. This ensures it always provides a zero value when accessed. This design helps the processor work efficiently and without errors.

# 1.3 Data Memory

The data memory in your RISC-V processor is an important storage unit that holds data at various memory locations. It takes inputs like MemRd (Memory Read) and MemWr (Memory Write) signals, a 16-bit memory address, and a 16-bit data input, and it outputs the data stored at the given address.

When the MemRd signal is active, the data memory reads and provides the data from the specified address. When the MemWr signal is active, it writes the incoming data to the specified memory address on the clock's rising edge, ensuring timely updates as the program runs.

#### **1.4 ALU**

The ALU (Arithmetic Logic Unit) in your RISC processor is responsible for executing arithmetic and logical operations. It receives two 16-bit operands and an ALUOp code that determines the specific operation to be performed. The unit outputs the operation result, a zero flag, a carry flag, and an overflow flag, supporting comprehensive status feedback.

For operational specifics, ALUOp codes such as 0000 and 0001 denote AND and ADD operations respectively. The codes 0010 and 0011 represent SUBTRACTION and SET ON LESS THAN operations, aligning with typical RISC operations. The processor further handles shifts and rotates through codes 0100 and 0101, for logical left and logical right shifts, enhancing the ALU's versatility in handling various data manipulations.

#### 1.5 Extender

The Extender unit in your RISC processor is crucial for converting immediate values to a 16-bit format suitable for the ALU. It adjusts the immediate values based on their sign bit (the leftmost bit), ensuring that positive and negative values are correctly interpreted during computations.

## 1.6 Instruction memory

The Instruction Memory in your RISC processor is important for storing all executable instructions. It uses the output of the Program Counter to get the address of the next instruction. Then, it provides key information for the next steps in the datapath, such as the addresses of source and destination registers, the immediate value, the instruction type, and a flag that indicates the end of the program.

#### 1.7 Control Unit

The Control Unit in your RISC processor manages the operations of the datapath. It decodes instructions and creates control signals based on each instruction type and function code. These signals ensure that parts like the ALU, register file, and memory units work correctly. The

Control Unit synchronizes everything, guiding the datapath through each step of instruction execution.

Table 2: Main Control Truth Table

	Main Control Truth Table									
OP(	OP(input) RegSrc RegWr ExtOp ALUSrc MemRd MemWr WBdata DataSrc ByteS							ByteSel		
	AND	0	1	X	1	0	0	0	0	X
R-	ADD	0	1	X	1	0	0	0	0	X
Type	SUB	0	1	X	1	0	0	0	0	X
	ADDI	X	1	1	0	0	0	0	0	X
	ANDI	X	1	1	0	0	0	0	0	X
	LW	X	1	1	0	1	0	1	0	X
	LB(u/s)	0	1	X:mC	0	1	0	1	0	1
I-	SW	X	0	1	0	0	1	0	0	X
Type	BGT/Z	1	0	1	1	0	0	X	0	X
<b>71</b>	BLT/Z	1	0	1	1	0	0	X	0	X
	BEQ/Z	1	0	1	1	0	0	X	0	X
	BNE/Z	1	0	1	1	0	0	X	0	X
	JMP	X	0	X	X	0	0	X	X	X
J-	CALL	0	0	1	1	0	0	1	0	1
Type	RET	X	X	X	X	X	X	X	X	X
S- Type	SV	0	0	1	1	0	1	0	1	X

ExtOp -> 0: unsign // 1: sign

RegSrc -> 0: Rs2 // 1: Rd

In I-Type Main control don't care if we have Z or not in the OP name, but when we have Z it will be handled by instruction logic inside the Registers.

X:mC -> ExtOp is 0 or 1 handled by instruction logic depends on m value.

Table 3: ALU Control Truth Table

ALU Control Truth Table								
Type	Type OP ALUOp 3-bit Coding							
	AND	AND	000					
R-Type	ADD	ADD	001					
	SUB	SUB	010					
	ADDI	ADD	001					
	ANDI	AND	000					
	LW	ADD	001					
I-Type	LB(u/s)	ADD	001					
1-1 ype	SW	ADD	001					
	BGT/Z	SUB	010					
	BLT/Z	SUB	010					
	BEQ/Z	SUB	010					
	BNE/Z	SUB	010					
	JMP	X	X					
J-Type	CALL	X	X					
	RET	X	X					
S-Type	Sv	X	X					

Table 4: Main Control Signals

Signal	Effect when '0'	Effect when '1'
RegWr	No register is written.	Destination register (Rd) is written with the
		data on BusW.
ExtOp	14-bit immediate is zero-extended	14-bit immediate is sign-extended.
ALUSrc	Second ALU operand is the value of	Second ALU operand is the value of register
	the extended 14-bit immediate.	(Rs2 or Rd) that appears on BusB.
MemRd	Data memory is NOT read.	Data memory is read
		$Data\_out \leftarrow Memory[address].$
MemWr	Data Memory is NOT written.	Data memory is written Memory[address] ←
		Data_in.
WBdata	BusW = ALU result	BusW = Data_out from Memory
DataSrc	Data in = ext(immediate 8)	Data in = BusB
ByteSel	Load one word (2 bytes) from the	Load one byte from the data memory
	data memory	

# **Boolean Equation**

DataSrc = (SV)

# 2. Testing

Testing is done to make sure our data path works correctly, as shown in the following figures.

#### **ALU:**




Figure 2: ALU test bench

#### **Extender8:**




Figure 3: Extender8 test bench

#### Extender5:




Figure 4: Extender5 test bench

# **Register file:**




Figure 5: register file test bench

## **Mux2x1:**





Figure 6: Mux 2x1 test bench

Table 5: Mux 2x1 truth table

#### 2:1 Multiplexer



Truth Table

S <sub>o</sub>	I <sub>o</sub>	l <sub>1</sub>	Υ
0	0	X	0
0	1	X	1
1	×	0	0
1	×	1	1

## Mux3x1:




Figure 7: Mux 3x1 test bench

Table 6: Mux 3x1 Truth table

S1	S0	A	В	С	Y
0	0	X	X	X	A
0	1	X	X	X	В
1	0	X	X	X	С
1	1	X	X	X	-

#### **Mux4x1:**





Figure 8: Mux 4x1 test bench

Table 7: Mux 4x1 truth table



# **Data Memory:**




Figure 9: data memory test bench

# **Instruction Memory:**




Figure 10: instruction memory test bench

#### **Control Unit:**




Figure 11: control unit test bench

# **PC** selector:



Figure 12: PC Selector test bench

# Adder 16 bit:




Figure 13: Adder test bench

# 3. Multi-cycle implementation

In the multi-cycle implementation, we break down the stages of the single-cycle processor into five parts: IF (Instruction Fetch), where we grab the instruction from memory using the Program Counter (PC); ID (Instruction Decode), where we access the register file and interpret the instruction using the control unit; EX (Execution), where the ALU performs the operation specified by the instruction; M (Memory), where data memory operations like reading or writing occur; and W (Write Back), where the result of the operation is written back to the register file. Each of these stages needs to be completed within a single clock cycle.

The figure below shows the Instruction fetch.

Figure 14: Instruction fetch

The figure below shows the Instruction decode.

```
1503
1504
1505
           // increment the pc after fetch the instruction
always @(posedge clk) begin
if (enID == 1)begin
NextPC = PC + 2;
1507
1508
1509
1510
1513
1514
1515
            Mux2tol src(.d0(Rs2),.d1(Rd),.sel(RegSrc),.y(RB)); //mux before REgister File
1516
1517
            // control unit
            ControlUnit control(
1519
1520
            .enEX(enEX),
.0pcode(opcode),
            .zero(zero)
            .ReaSrc(ReaSrc)
            .RegWrite(RegWrite),
1524
1525
            .ExtOp(ExtOp),
.ALUSrc(ALUSrc)
1526
1527
1528
             .MemRead(MemRead)
            .MemWrite(MemWrite),
            .WBdata(WBdata),
1529
1530
            .PCSrc(PCSrc),
.ALUOp(ALUOp),
            .pop(pop)
            .push(push),
.ByteSel(ByteSel),
            .DataSrc(DataSrc)
```

```
// register file
Register_File R
   .clk(clk),
   .enWB(enWB),
1542
1543
1544
1545
1546
                       .en(enID),
1547
                       .reset(reset)
                       .RegWr(RegWrite),
.RA(Rs1),
1548
1549
1550
                       .RB(RB),
1551
1552
1553
                       .RW(Rd),
.BusW(BusW),
.BusA(BusA),
1554
1555
1556
                       .BusB(BusB),
                       .push(push),
                       .pop(pop),
.nextPc(NextPC),
1558
1559
                       .m(m)
                ):
1560
1561
1562
1563
1564
                Extender5
                                  ex(immediate5,Ext0p,Ext5);//extender5
1565
1566
                Extender8 ex2(immediate8,Ext0p,Ext8);//extender8
1567
1568
1569
1570
1571
                adder_16bit add(.a(NextPC),.b(Ext5),.sum(BTA));
                // make JTA euqal to PC[15:12] || immediate12
always @(posedge clk) begin
    if (enID == 1)begin
        JTA = {PC[15:12],immediate12};
1572
1573
1574
                end
1576
```

Figure 15: Instruction decode

#### The figure below shows the Execute stage.

```
1580
       1581
1582
       // EX
1584
       Mux2to1 mu(Ext5, BusB, ALUSrc, operand2); // mux before ALU
1585
1586
1587
       ALU uutt (
          .en(enEX),
          .operand1(BusA),
          .operand2(operand2),
1591
          .ALUOp(ALUOp),
          .result(result),
          .zero(zero),
1594
          .negative(negative),
          .carry(carry),
1596
          .overflow(overflow)
       );
1598
```

Figure 16: Execute stage

The figure below shows the Memory stage.

Figure 17: Memory stage

The figure below shows the instructions that will be sent to the data path, which are stored in the instruction memory.

```
// R-Type Instruction: ADD R1, R2, R3
// Opcode = 0001, Rd = R1, Rs1 = R2, Rs2 = R3, Unused = 000
instruction_memory[0] = 8'h98; // Lower byte (Rs2 = 011, Unused = 000)
instruction_memory[1] = 8'h12; // Higher byte (Opcode = 0001, Rd = 001, Rs1 = 010)

// I-Type Instruction: ADDI R2, R1, #5 (Immediate addition)
// Opcode = 0011, m = 0, Rd = R2, Rs1 = R1, Immediate = 5
instruction_memory[2] = 8'h25; // Lower byte (Immediate = 5)
instruction_memory[3] = 8'h32; // Higher Byte

// J-Type Instruction: JMP 8 (Unconditional Jump)
// Opcode = 1100, Immediate12 = 8
instruction_memory[4] = 8'h08; // Lower byte (Immediate12 low part)
instruction_memory[5] = 8'hC0; // Higher byte (Opcode = 1100)

// S-Type Instruction: SV R1, 20 (Store Immediate)
// Opcode = 1111, Rs1 = R1, Immediate8 = 20, unused = 0
instruction_memory[8] = 8'h28; // Lower byte (Immediate8 = 20)
instruction_memory[9] = 8'hF2; // Higher byte (Opcode = 1111, Rs1 = 001)

// Load the address of R1 into R2
// LW R2, (R1)0 (Load word from address in R1 to R2)
// Opcode = 0101, m = 0, Rd = R2, Rs1 = R1, Immediate5 = 0
instruction_memory[10] = 8'h20; // Lower byte (Rs1 = 001, Immediate5 = 000000)
instruction_memory[11] = 8'h52; // Higher byte (Opcode = 0101, Rd = 010)
```

Figure 18: Instructions

The figures below show how the instructions mentioned are executed in the multi-cycle data path.




Figure 19: the instructions in the multi-cycle data path

```
* run 100 ns
* # KERNEL: Time = 0 | reset: 0 | opcode: 1 | m: x | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: x | R7: x | AluOp: 01 | PcSrc: 00 | instType: 0 |
 # KERNEL: Time = 0 | Teset: 0 | Opcode: 1 | m: x | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: x | R7: x | AluOp: 01 | PcSrc: 00 | InstType: 0 |
# KERNEL: Time = 15000 | reset: 0 | opcode: 1 | m: x | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: x | R7: x | AluOp: 01 | PcSrc: 00 | InstType: 0 |
state: 0000000000000010
 *# KERNEL: Time = Z5000| reset: 0 | opcode: 1 | m: x | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 01 | PcSrc: 00 | instType: 0 |
 # KERNEL: Time = 45000 | reset: 0 | opcode: 3 | m: 0 | AluSrc: 0 | MemR: 0 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 0 | ExtOp: 0 | R0: 1 | R7: 0 | AluOp: 01 | PcSrc: 00 | instType: 0 | state: 0000000000000010
 *# KERNEL: Time = 55000 | reset: 0 | opcode: 3 | m: 0 | AluSrc: 0 | MemR: 0 | MemR: 0 | ReaWr: 1 | ReaDes: 0 | WrB: 0 | ExtOp: 0 | RO: 1 | R7: 0 | AluOp: 01 | PcSrc: 00 | instType: 0 |
  # KERNEL: Time = 85000 | reset: 0 | opcode: c | m: 0 | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 0 | RegDes: 0 | WrB: 0 | ExtOp: 1 | RO: 1 | R7: 0 | AluOp: 00 | PcSrc: 01 | instType: 0 | state: 000000000000000000
 # KERNLC: Time = 95000 | reset: 0 | opcode: c | m: 0 | AluSrc: 1 | MemR: 0 | MemW: 0 | RegNr: 0 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 01 | instType: 0 |
  state: 0000000000000110
 # KERNEL: stopped at time: 100 ns
°run 100 ns
°# KERNEL: Time = 105000 | reset: 0 | opcode: f | m: 0 | AluSrc: 1 | MemR: 0 | MemW: 1 | RegWr: 0 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 00 | instType: 1 |
 ** Actacl: Time = 15000 | reset: 0 | opcode: f | m: 0 | AluSrc: 1 | MemR: 0 | MemW: 1 | RegWr: 0 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 00 | instType: 1 | state: 0000000000001010
 ## #EERNECLE: Time = 135000 | reset: 0 | opcode: 5 | m: 0 | AluSrc: 0 | MemR: 1 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 1 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 00 | instType: 0 |
  state: 0000000000001010
 # KERNEL: Time = 145000 | reset: 0 | opcode: 5 | m: 0 | AluSrc: 0 | MemR: 1 | MemW: 0 | RegWr: 1 | RegDes: 0 | WrB: 1 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 00 | instType: 0 | state: 0000000000001100
 # KERNEL: Time = 185900 | reset: 0 | opcode: x | m: 0 | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 0 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 00 | instType: 0 |
 state: 0000000000001100
State: 0000000000001000

**KERNEL: Time = 195000 | reset: 0 | opcode: x | m: 0 | AluSrc: 1 | MemR: 0 | MemW: 0 | RegWr: 0 | RegDes: 0 | WrB: 0 | ExtOp: 1 | R0: 1 | R7: 0 | AluOp: 00 | PcSrc: 00 | instType: 0 | state: 0000000000001110

**KERNEL: stopped at time: 200 ns
E Console
```

Figure 20: Monitor values and print at each time step

A testbench was used to test the path, as the below figure show.

timescale lns / lps

```
1633
           module multiCycle_tb;
1634
                 wire zero;
1635
                  reg clk, reset;
1636
1637
                 wire [15:0] JTA;
wire [15:0] BTA;
1638
1639
                 wire [15:0] NextPC;
1640
1641
                 wire [15:0]BusW;
1642
                 wire [2:0] RB;
                 wire [15:0] DataIn;
wire [15:0] PC,PC_out,instruction;
1643
1644
1645
                 wire [3:0] opcode;
                 wire [2:0] Rs1;
wire [2:0] Rd;
1646
1647
                 wire [2:0] Rs2;
1648
                 wire [4:0] immediate5;
wire [7:0] immediate8;
1649
1650
                 wire [11:0] immediate12;
1651
                 wire RegSrc;
1652
1653
                 wire RegWrite;
1654
                 wire ExtOp;
1655
                 wire ALUSrc:
1656
                 wire MemRead;
1657
                 wire MemWrite;
1658
                 wire WBdata;
                 wire [1:0] PCSrc;
wire [1:0] ALUOp;
1659
1660
1661
                  wire pop;
                 wire push;
wire [15:0]BusA;
1662
1663
                  wire [15:0]BusB;
1664
1665
1666
                  reg [15:0] operand1;
                 wire [15:0] operand2;
wire [15:0] result;
1667
1668
1669
                  wire negative;
1670
                  wire carry;
                  wire overflow;
1671
                    wire ByteSel;
 1673
1674
                    wire m;
wire DataSrc;
1674
1675
1676
1677
1678
                    wire [15:0] Data_out;
wire [15:0] Ext5, Ext8, Ext12;
wire enIF, enID, enEX, enMEM, e
wire [15:0] datamemory_address;
                                                                              enWB:
 1680
                          Instantiate the Unit Under Test (UUT)
 1682
                    CPU uut (
.clk(clk),
 1684
                             .clk(clk),
.reset(reset),
.zero(zero),
.PC(PC),
.PC_out(PC_out),
.instruction(instruction),
.opcode(opcode),
.Rs1(Rs1),
.Rs2(Rs2),
.pd(Pd)
 1685
 1687
 1689
 1690
 1692
                            .Rs2(Rs2),
.Rd(Rd),
.immediate5(immediate5),
.immediate8(immediate8),
.immediate12(immediate12),
.JTA(JTA),
.PTA(RTA).
 1693
1694
 1695
 1697
                            .JTA(JTA),
.BTA(BTA),
.NextPC(NextPC),
.BusA(BusA),
.BusB(BusB),
.result(result),
.Data_out(Data_out),
.RegWrite(RegWrite),
.ExtOp(ExtOp),
.ALUSrc(ALUSrc),
.MemRead(MemRead),
 1698
1700
1701
1702
1703
1704
 1705
1706
 1707
                             . MemRead (MemRead)
                             .MemWrite(MemWrite),
.WBdata(WBdata),
.PCSrc(PCSrc),
.ALUOp(ALUOp),
 1708
1709
```

```
1712
                        .ByteSel(ByteSel),
 1713
1714
                        .m(m),
.BusW(BusW),
 1715
1716
                        .RB(RB),
.DataIn(DataIn),
 1717
1718
                        .RegSrc(RegSrc),
                        .pop(pop)
 1719
1720
                        .push(push),
                        .operand1(operand1),
.operand2(operand2),
.negative(negative),
.carry(carry),
.overflow(overflow),
 1721
1722
 1723
1724
 1725
                        .DataSrc(DataSrc),
 1726
                        .Ext5(Ext5),
 1727
                        .Ext8(Ext8)
                        .Ext12(Ext12),
 1728
                        .enIF(enIF),
 1729
 1730
                        .enID(enID),
 1731
1732
                        .enEX(enEX)
                        .enMEM(enMEM),
 1733
                        .enWB(enWB),
 1734
                        .datamemory_address(datamemory_address)
 1735
 1736
                 );
 1738
 1739
 1740
                 initial begin
                 // Initialize
clk = 1'b0;
reset = 1'b0;
// NextPC=32'h0;
 1741
                            Initialize inputs
 1742
 1743
 1744
                       //BTA = 32'h0;
//JTA=32'h1;
// Generate clock
 1745
 1746
 1747
 1748
                        forever begin
 1749
                          #5 clk = ~clk;
 1750
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
         #400 $finish;
         end
         initial begin
            $monitor("Time = %t, PC = %h, Zero = %b, Result = %h", $time, uut.PC, zero, result);
1762
1763
     endmodule
```

Figure 21: Path test bench

# 4. Team Work

Three of us worked on building the data path together, and then each of us focused on implementing a specific part. Nirmeen worked on the data memory and collecting the CPU components, and Mohammad handled the ALU and worked on the register file, and Abdalrahim took care of the instruction memory and the Program Counter (PC). When it came to simulating the system, all of us participated by testing a number of instructions on the data path to ensure it worked correctly.

# 5. Conclusion

In conclusion of our multi-cycle RISC processor design and implementation project, the applicability and efficiency of the multi-cycle instruction execution approach were vividly brought out. Division of the instructions into a number of stages made our processor certain to utilize resources to the full while executing correctly upon all types of instructions, arithmetic, logic, load/store, and branch operations. Separate instruction and data memories, as well as byte-addressable and little-endian memory configurations, improved processor performance and operational simplicity.

The functionality of the processor was checked by running extensive simulations and rigorous testing on the implemented instructions. Teamwork helped to understand the architecture and all its components, thereby helping in developing a strong and well-documented design. Not only does the completion of this project indication reflect the effectiveness of multi-cycle processors, but it also outlines the serious significance of teamwork plus rigorous design verification for a reliable digital system.