
**CAD - CA2**


Mohammad Amanlou: 810100084

Shahzad Momayez: 810100272




At first, after defining the given basic structures, with a little thought, we defined the basic Verilog gates like and or not.


Then we defined a base register as follows:





1. **Datapath:**


****

* 1. **Adder: we have used a 5 bit Ripple Carry Adder**



* + 1. **FA: we have used this formation of FA using XOR and AND and OR gates**
  1. **Multiplier:**
  2. **Decoder:** First, we define an adder module to convert a 5-bit number to a 1-bit zero or one. Then we convert each number to a value of zero or one. Then, with some thought (a better way is to draw the Karnaugh map, which is omitted here for simplicity), we arrive at the following equation.  
     done = A1A2A3A4’ + A1A2A3’A4 + A1A2’A3A4 + A1’A2A3A4  
     idx = {A1A2 , A1A3}

1. **Controller:**
   1. **Transition table:**



* 1. **Boolean algebra:**

