

مباحث ویژه در الکترونیک
VHDL

Dr. Mohsen Shakiba

Practice4:

UART Controller:

UART_RX and TestBench

Mohammad Niknam

951843189

طبق پروتکل UART که پیش از این به آن پرداختیم، یک کنترلر برای دریافت اطلاعات، طراحی و مبتنی بر VHDL (قابل سنتز) توصیف نمایید. Baudrate را 9600 کیلوبیت بر ثانیه (اصلاح: 9600 بیت بر ثانیه) فرض کنید. حتماً سیگنالهای کنترلی لازم را در نظر بگیرید (مثلاً یک سیگنال خروجی که دریافت یک بسته داده جدید را اعلان نماید). (راهنمایی: این ماژول ورودی سریال UART را دریافت می کند و پس از دریافت هر بسته اطلاعات 8 بیتی، آن را در خروجی قرار می دهد)

- عملکرد کنترلر طراحی شده را با نوشتن یک تست بنچ ارزیابی نمایید. شبیه سازی در سطح پیاده سازی نهایی و یا همان Post-Route انجام شود. (راهنمایی: برای ارزیابی عملکرد کنترلر گیرنده، در واقع شما باید یک یا چند بسته داده UART را به عنوان ورودی کنترلر تولید نمایید که این کار در یک فرآیند با استفاده صحیح از عبارت های wait قابل انجام است)

نکته: به منظور کاهش زمان شبیه سازی می توانید نرخ ارسال داده را از 9600 به 115200 بیت بر ثانیه افزایش دهید. به این ترتیب تعداد پالسهای ساعت برای انتقال هر بیت به $24000000/115200 = 208$ پالس کاهش می یابد (با فرض فرکانس پالس ساعت 24 مگاهرتز)

در طراحی برای سادگی در ارزیابی ماژول فرکانس و baudrate به نحو زیر در نظر گرفته شد

Freq: 100 MHZ

Baudrate: 115200

Pulse for each bit: 868

Universal Asynchronous Receiver/Transmitter


UART

Why use a UART?

- A UART may be used when:
 - High speed is not required
 - A cheap communication line between **two** devices is required
- Asynchronous serial communication is very cheap
 - Requires a transmitter and/or receiver
 - Single wire for each direction (plus ground wire)
 - Relatively simple hardware
 - Asynchronous because the
- PC devices such as mice and modems used to often be asynchronous serial devices


UART Uses

- PC serial port is a UART!
- Serializes data to be sent over serial cable
 - De-serializes received data




UART Uses

- Communication between distant computers
 - Serializes data to be sent to modem
 - De-serializes data received from modem




- Used to be commonly used for internet access



UART Uses

- Used to be used for mainframe access
 - A mainframe could have dozens of serial ports




- Becoming much less common
- Largely been replaced by faster, more sophisticated interfaces
 - PCs: USB (peripherals), Ethernet (networking)
 - Chip to chip: I2C, SPI
- Still used today when simple low speed communication is needed

UART Functions

- Outbound data
 - Convert from parallel to serial
 - Add start and stop delineators (bits)
 - Add parity bit
- Inbound data
 - Convert from serial to parallel
 - Remove start and stop delineators (bits)
 - Check and remove parity bit


UART Character Transmission

- Below is a timing diagram for the transmission of a single byte
- Uses a single wire for transmission
- Each block represents a bit that can be a **mark** (logic '1', high) or **space** (logic '0', low)




UART Character Transmission

- Each bit has a fixed time duration determined by the transmission rate
- Example: a 1200 bps (bits per second) UART will have a $1/1200$ s or about $833.3 \mu\text{s}$ bit width




UART Character Transmission

- The **start bit** marks the beginning of a new word
- When detected, the receiver synchronizes with the new data stream




UART Character Transmission

- Next follows the **data bits** (7 or 8)
- The least significant bit is sent first




UART Character Transmission

- The **parity bit** is added to make the number of 1's even (even parity) or odd (odd parity)
- This bit can be used by the receiver to check for transmission errors




UART Character Transmission

- The **stop bit** marks the end of transmission
- Receiver checks to make sure it is '1'
- Separates one word from the start bit of the next word




UART Character Transmission

- In the configuration shown, it takes 10 bits to send 7 bits of data




UART Transmission Example

- Send the ASCII letter 'W' (1010111)



UART Character Reception


Start bit says a character is coming,
receiver resets its timers



Receiver uses a timer (counter) to time when it samples.
Transmission rate (i.e., bit width) must be known!


UART Character Reception

If receiver samples too quickly, see what happens...



UART Character Reception

If receiver samples too slowly, see what happens...



Receiver resynchronizes on every start bit.
Only has to be accurate enough to read 9 bits.

UART Character Reception


- Receiver also verifies that stop bit is '1'
 - If not, reports "framing error" to host system
- New start bit can appear immediately after stop bit
 - Receiver will resynchronize on each start bit

UART Options

- UARTs usually have programmable options:
 - **Data:** 7 or 8 bits
 - **Parity:** even, odd, none, mark, space
 - **Stop bits:** 1, 1.5, 2
 - **Baud rate:** 300, 1200, 2400, 4800, 9600, 19.2K, 38.4k, 57.6k, 115.2k...


Design a UART Transmitter!

System Diagram




Transmitter/System Handshaking

- System asserts Send and holds it high when it wants to send a byte
- UART asserts Busy signal in response
- When UART has finished transfer, UART de-asserts Busy signal
- System de-asserts Send signal




Transmitter Block Diagram




The Shift Register

- Make it a 9-bit register
- When it loads:
 - Have it load '0' for the start bit on the right (LSB)
 - Have it load the parity bit on the left (MSB)
 - Have it load 7 data bits in the middle
- When it shifts:
 - Have it shift '1' into the left so a stop bit is sent at the end



- When it resets:
 - Have it load all 1's so that its default output is a '1' (line idle value)

Transmitter FSM



Be sure to choose state encodings and use logic minimization that ensures **Busy** signal will have no hazards...

```

1  -- Engineer: Mohammad Niknam
2  -- Project Name:  UART_Controller
3  library IEEE;
4  use IEEE.STD_LOGIC_1164.ALL;
5  use IEEE.NUMERIC_STD.ALL;
6
7  entity UART_RX is
8      Generic(CLK_PULSE_NUM : integer := 868); --868 for freq=100Mhz / BUADRATE 115200
9      port (   CLK : in std_logic;
10             nRST :in std_logic;
11             DATA_OUT : out std_logic_vector(7 downto 0);
12             DATA_VLD : out std_logic; -- when DATA_VLD = 1, data reception is
13             RX_Busy : out std_logic; --data reception in progress
14             Received_serial : in std_logic);
15 end UART_RX;
16
17 architecture Behavioral of UART_RX is
18     type FSMTYPE is (INIT_STATE, START_BIT_Receive, BIT_0, BIT_1, BIT_2, BIT_3, BIT_4,
19                     BIT_5, BIT_6, BIT_7, STOP_BIT_Receive);
20
21     signal CSTATE, NSTATE : FSMTYPE;
22     signal CLK_CNT : unsigned(11 downto 0) ;
23     signal CLK_CNT_RST : std_logic;
24     signal DATA_REG : std_logic_vector(7 downto 0);
25     signal TMP : std_logic_vector(7 downto 0);
26     signal DATA_VALID : std_logic;
27
28 begin
29     data_registration : process( CLK )
30         variable VTMP : std_logic_vector(7 downto 0);
31     begin
32         if (CLK'event and CLK = '1') then
33             TMP <= DATA_REG;
34             if (DATA_VALID = '1') then
35                 DATA_OUT <= DATA_REG;
36                 DATA_VLD <= '1';
37                 VTMP := DATA_REG;
38             else
39                 DATA_VLD <= '0';
40                 DATA_OUT <= VTMP;
41             end if ;
42         end if ;
43     end process ; --data_registration
44
45     clk_counter : process( CLK )
46     begin
47         if (CLK'event and CLK = '1') then
48             if (CLK_CNT_RST = '1') then
49                 CLK_CNT <= (others => '0');
50             else
51                 CLK_CNT <= CLK_CNT + 1;
52             end if ;
53         end if ;
54     end process ; -- clk_counter
55
56     state_registration : process( CLK )
57     begin
58         if (CLK'event and CLK = '1') then
59             if (nRST = '0') then
60                 CSTATE <= INIT_STATE;
61             else
62                 CSTATE <= NSTATE;
63             end if ;
64         end if ;
65     end process ; -- state_registration

```

UART_RX:

VHDL CODE

```
74 next_state : process( CSTATE, CLK_CNT, DATA_REG, Received_serial, TMP)
75 begin
76     NSTATE <= CSTATE;
77     CLK_CNT_RST <= '0';
78     DATA_VALID <= '0';
79     DATA_REG <= TMP;
80
81     case( CSTATE ) is
82     when INIT_STATE =>
83         DATA_REG <= (others => '0');
84         RX_Busy <= '0';
85         CLK_CNT_RST <= '1';
86         if (Received_serial = '0') then
87             NSTATE <= START_BIT_Receive;
88         end if ;
89
90     when START_BIT_Receive =>
91         RX_Busy <= '1';
92         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
93             CLK_CNT_RST <= '1';
94             NSTATE <= BIT_0 ;
95         end if ;
96
97     when BIT_0 =>
98         DATA_REG(0) <= Received_serial;
99         RX_Busy <= '1';
100         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
101             CLK_CNT_RST <= '1';
102             NSTATE <= BIT_1;
103         end if;
104
105     when BIT_1 =>
106         DATA_REG(1) <= Received_serial;
107         RX_Busy <= '1';
108         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
109             CLK_CNT_RST <= '1';
110             NSTATE <= BIT_2;
111         end if;
112
113     when BIT_2 =>
114         DATA_REG(2) <= Received_serial;
115         RX_Busy <= '1';
116         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
117             CLK_CNT_RST <= '1';
118             NSTATE <= BIT_3;
119         end if;
120
121     when BIT_3 =>
122         DATA_REG(3) <= Received_serial;
123         RX_Busy <= '1';
124         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
125             CLK_CNT_RST <= '1';
126             NSTATE <= BIT_4;
127         end if;
128
129     when BIT_4 =>
130         DATA_REG(4) <= Received_serial;
131         RX_Busy <= '1';
132         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
133             CLK_CNT_RST <= '1';
134             NSTATE <= BIT_5;
135         end if;
136
137     when BIT_5 =>
138         DATA_REG(5) <= Received_serial;
139         RX_Busy <= '1';
140         if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
141             CLK_CNT_RST <= '1';
142             NSTATE <= BIT_6;
143         end if;
144
```

```
151         when BIT_6 =>
152             DATA_REG(6) <= Received_serial;
153             RX_Busy <= '1';
154             if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
155                 CLK_CNT_RST <= '1';
156                 NSTATE <= BIT_7;
157             end if;
158
159         when BIT_7 =>
160             DATA_REG(7) <= Received_serial;
161             RX_Busy <= '1';
162             if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
163                 CLK_CNT_RST <= '1';
164                 NSTATE <= STOP_BIT_Receive;
165             end if;
166
167         when STOP_BIT_Receive =>
168             RX_Busy <= '1';
169             if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
170                 CLK_CNT_RST <= '1';
171                 NSTATE <= INIT_STATE;
172                 RX_Busy <= '0';
173                 if (Received_serial = '1') then
174                     DATA_VALID <= '1';
175                 end if ;
176             end if;
177
178         when others =>
179             end case ;
180     end process ; -- next_state
181
182 end Behavioral;
```

UART_RX_TB:

VHDL CODE

```
1  -- Engineer: Mohammad Niknam
2  -- Project Name:  UART_Controller
3  -- VHDL Test Bench Created by ISE for module: UART_RX
4  -- CLK_PULSE_NUM : 868 for freq=100Mhz / BUADRATE 115200
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.ALL;
7  use IEEE.NUMERIC_STD.ALL;
8
9  ENTITY UART_RX_TB IS
10 END UART_RX_TB;
11
12 ARCHITECTURE behavior OF UART_RX_TB IS
13
14     -- Component Declaration for the Unit Under Test (UUT)
15
16     COMPONENT UART_RX
17     PORT(
18         CLK : IN  std_logic;
19         nRST : IN  std_logic;
20         DATA_OUT : OUT std_logic_vector(7 downto 0);
21         DATA_VLD : OUT std_logic;
22         RX_Busy : OUT std_logic;
23         Received_serial : IN std_logic
24     );
25     END COMPONENT;
26
27
28     --Inputs
29     signal CLK : std_logic := '0';
30     signal nRST : std_logic := '0';
31     signal Received_serial : std_logic := '0';
32
33     --Outputs
34     signal DATA_OUT : std_logic_vector(7 downto 0);
35     signal DATA_VLD : std_logic;
36     signal RX_Busy : std_logic;
37
38     -- Clock period definitions
39     constant CLK_TIME : time := 5 ns;          --DATA_Receive_period : ((868*2)+1) *
40     CLK_TIME ns;
41
42 BEGIN
43
44     -- Instantiate the Unit Under Test (UUT)
45     uut: UART_RX PORT MAP (
46         CLK => CLK,
47         nRST => nRST,
48         DATA_OUT => DATA_OUT,
49         DATA_VLD => DATA_VLD,
50         RX_Busy => RX_Busy,
51         Received_serial => Received_serial
52     );
53
54
55
56
```




```
74 CLK <= not(CLK) after CLK_TIME;
75 nRST <= '0', '1' after 400 ns; -- hold reset state for 400 ns.
76 pro: process
77 begin
78     Received_serial <= '1';
79     wait for 5000 ns;
80     Received_serial <= '0'; --START_BIT
81     wait for 1737 * CLK_TIME;
82     Received_serial <= '0'; --BIT_0
83     wait for 1737 * CLK_TIME;
84     Received_serial <= '1'; --BIT_1
85     wait for 1737 * CLK_TIME;
86     Received_serial <= '0'; --BIT_2
87     wait for 1737 * CLK_TIME;
88     Received_serial <= '1'; --BIT_3
89     wait for 1737 * CLK_TIME;
90     Received_serial <= '0'; --BIT_4
91     wait for 1737 * CLK_TIME;
92     Received_serial <= '1'; --BIT_5
93     wait for 1737 * CLK_TIME;
94     Received_serial <= '0'; --BIT_6
95     wait for 1737 * CLK_TIME;
96     Received_serial <= '1'; --BIT_7
97     wait for 1737 * CLK_TIME;
98     Received_serial <= '1'; --STOP_BIT
99     wait for 50000 ns;
100    Received_serial <= '0'; --START_BIT
101    wait for 1737 * CLK_TIME;
102    Received_serial <= '1'; --BIT_0
103    wait for 1737 * CLK_TIME;
104    Received_serial <= '0'; --BIT_1
105    wait for 1737 * CLK_TIME;
106    Received_serial <= '1'; --BIT_2
107    wait for 1737 * CLK_TIME;
108    Received_serial <= '0'; --BIT_3
109    wait for 1737 * CLK_TIME;
110    Received_serial <= '1'; --BIT_4
111    wait for 1737 * CLK_TIME;
112    Received_serial <= '0'; --BIT_5
113    wait for 1737 * CLK_TIME;
114    Received_serial <= '1'; --BIT_6
115    wait for 1737 * CLK_TIME;
116    Received_serial <= '0'; --BIT_7
117    wait for 1737 * CLK_TIME;
118    Received_serial <= '1'; --STOP_BIT
119    wait;
120 end process;
121 END;
122
```

Simulation:



Simulation:




Synthesize & RTL Schematic:

UART_RX




UART_RX

Synthesize & RTL Schematic:



Post-Route Simulation:



Technology Schematic:

