VHDL Code Simulation & Implementation in ISE Xilinx


UART Controller:

UART_RX / RAM_1024X8 / UART_TX
UART_RX_TB

Mohammad Niknam

Block Diagram:

UART_Controller



ماژولی با عملکرد زیر را طراحی و مبتنی بر VHDL سنتزپذیر توصیف نمایید: ورودی سریال بر اساس استاندارد UART را دریافت کرده و به ترتیب در یک حافظه با ظرفیت یک کیلو بایت(1024 بایت) ذخیره می کند. پس از تکمیل ظرفیت حافظه (دریافت 1024 بایت ورودی یا 1024 بایت ورودی سریال بر اساس استاندارد UART با اساس استاندارد UART ارسال می شوند. پس از ارسال تمامی داده های حافظه، ماژول دوباره در وضعیت دریافت اطلاعات قرار می گیرد (پیشنهاد میشود، خروجی برای اعلان وضعیت فعلی ماژول در نظر بگیرید). گیرد (پیشنهاد میشود، خروجی برای اعلان وضعیت فعلی ماژول در نظر بگیرید). (راهنمایی: پیش از این هر سه ماژول اصلی شامل کنترلر دریافت و ارسال UART و همچنین حافظه را توصیف کرده ایم. پس کافی است که این ماژول ها به درستی جایگذاری شوند و یک ماشین حالت برای انجام عملکرد فوق طراحی گردد)

در طراحی برای سادگی در ارزیابی ماژول فرکانس و baudrate به نحو زیر در نظر گرفته شد

Freq: 100 MHZ

Baudrate: 115200

Pulse for each bit: 868


Universal Asynchronous Receiver/Transmitter UART

Why use a UART?

- · A UART may be used when:
 - High speed is not required
 - A cheap communication line between **two** devices is required
- Asynchronous serial communication is very cheap
 - Requires a transmitter and/or receiver
 - Single wire for each direction (plus ground wire)
 - Relatively simple hardware
 - Asynchronous because the
- PC devices such as mice and modems used to often be asynchronous serial devices


UART Uses

- PC serial port is a UART!
- · Serializes data to be sent over serial cable
 - De-serializes received data




UART Uses

- Communication between distant computers
 - Serializes data to be sent to modem
 - De-serializes data received from modem




· Used to be commonly used for internet access



UART Uses

- Used to be used for mainframe access
 - A mainframe could have dozens of serial ports




- Becoming much less common
- Largely been replaced by faster, more sophisticated interfaces
 - PCs: USB (peripherals), Ethernet (networking)
 - Chip to chip: I2C, SPI
- Still used today when simple low speed communication is needed

UART Functions

- Outbound data
 - Convert from parallel to serial
 - Add start and stop delineators (bits)
 - Add parity bit
- · Inbound data
 - Convert from serial to parallel
 - Remove start and stop delineators (bits)
 - Check and remove parity bit


UART Character Transmission

- Below is a timing diagram for the transmission of a single byte
- · Uses a single wire for transmission
- Each block represents a bit that can be a mark (logic '1', high) or space (logic '0', low)




UART Character Transmission

- Each bit has a fixed time duration determined by the transmission rate
- Example: a 1200 bps (bits per second) UART will have a 1/1200 s or about 833.3 μ s bit width




UART Character Transmission

- The start bit marks the beginning of a new word
- When detected, the receiver synchronizes with the new data stream




UART Character Transmission

- Next follows the data bits (7 or 8)
- The least significant bit is sent first




UART Character Transmission

- The parity bit is added to make the number of 1's even (even parity) or odd (odd parity)
- This bit can be used by the receiver to check for transmission errors




UART Character Transmission

- · The stop bit marks the end of transmission
- · Receiver checks to make sure it is '1'
- Separates one word from the start bit of the next word




UART Character Transmission

 In the configuration shown, it takes 10 bits to send 7 bits of data




UART Transmission Example

Send the ASCII letter 'W' (1010111)



UART Character Reception


Start bit says a character is coming, receiver resets its timers



Receiver uses a timer (counter) to time when it samples. Transmission rate (i.e., bit width) must be known!


UART Character Reception

If receiver samples too quickly, see what happens...



UART Character Reception

If receiver samples too slowly, see what happens...



Receiver resynchronizes on every start bit. Only has to be accurate enough to read 9 bits.

UART Character Reception

- Receiver also verifies that stop bit is '1'
 - If not, reports "framing error" to host system
- New start bit can appear immediately after stop bit
 - Receiver will resynchronize on each start bit

UART Options

- UARTs usually have programmable options:
 - Data: 7 or 8 bits
 - Parity: even, odd, none, mark, space
 - Stop bits: 1, 1.5, 2
 - Baud rate: 300, 1200, 2400, 4800, 9600, 19.2K, 38.4k, 57.6k, 115.2k...

UART_RX: VHDL CODE

```
1
     -- Engineer: Mohammad Niknam
     -- Project Name: UART Controller
3
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
5
     use IEEE.NUMERIC STD.ALL;
7
     entity UART RX is
8
         Generic (CLK PULSE NUM: integer:= 868); --868 for freq=100Mhz / BUADRATE 115200
9
         port ( CLK : in std_logic;
10
                 nRST :in std logic;
11
                 DATA OUT : out std logic vector (7 downto 0);
12
                 DATA VLD : out std logic; -- when DATA VLD = 1, data reception is
                 completed data on {\tt DATA\_OUT} are valid
13
                 RX_Busy : out std_logic; --data reception in progress
14
                 Received serial : in std logic);
15
     end UART RX;
16
17
     architecture Behavioral of UART RX is
18
     type FSMTYPE is (INIT STATE, START BIT Receive, BIT 0, BIT 1, BIT 2, BIT 3, BIT 4,
     BIT 5, BIT 6, BIT 7, STOP BIT Receive);
19
     signal CSTATE, NSTATE : FSMTYPE;
20
     signal CLK CNT : unsigned(11 downto 0) ;
21
     signal CLK CNT RST : std_logic;
22
23
     signal DATA REG : std logic vector(7 downto 0);
     signal TMP : std logic vector(7 downto 0);
24
25
     signal DATA VALID : std logic;
26
27
    begin
28
29
         data registration : process ( CLK )
30
             variable VTMP : std logic vector(7 downto 0);
31
         begin
32
             if (CLK'event and CLK = '1') then
33
                 TMP <= DATA REG;
                 if (DATA VALID = '1') then
34
35
                      DATA OUT <= DATA REG;
                     DATA_VLD <= '1';
36
37
                     VTMP := DATA_REG;
38
39
                     DATA VLD <= '0';
                     DATA_OUT <= VTMP;
40
41
                 end if ;
             end if ;
42
43
         end process ; --data registration
44
45
     clk counter : process( CLK )
46
47
    begin
48
         if (CLK'event and CLK = '1') then
             if (CLK CNT RST = '1') then
49
50
                 CLK CNT <= (others => '0');
51
52
                 CLK CNT <= CLK CNT + 1;
53
             end if ;
54
         end if ;
55
     end process ; -- clk counter
56
57
     state_registration : process( CLK )
58
59
    begin
         if (CLK'event and CLK = '1') then
60
             if (nRST = '0') then
61
                 CSTATE <= INIT STATE;
63
64
                 CSTATE <= NSTATE;
65
             end if ;
66
         end if ;
67
     end process ; -- state registration
```

```
74
      next state : process ( CSTATE, CLK CNT, DATA REG, Received serial, TMP)
 75
      begin
 76
          NSTATE <= CSTATE;
 77
          CLK CNT RST <= '0';
          DATA VALID <= '0';
 78
 79
          DATA REG <= TMP;
 80
          case( CSTATE ) is
               when INIT STATE =>
 83
                   DATA REG <= (others => '0');
                   RX Busy <= '0';</pre>
 84
 85
                   CLK CNT RST <= '1';
                   if (Received serial = '0') then
 86
 87
                       NSTATE <= START BIT Receive;
 88
                   end if ;
 89
 90
              when START BIT Receive =>
                   RX_Busy <= '1';</pre>
 91
                   if (TO_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
 92
                       CLK_CNT_RST <= '1';</pre>
 93
                       NSTATE <= BIT 0 ;
 95
                   end if ;
 97
               when BIT 0 =>
 98
                   DATA REG(0) \leftarrow Received serial;
                   RX Busy <= '1';
 99
100
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
101
                       CLK CNT RST <= '1';
                       NSTATE <= BIT 1;
102
103
                   end if;
104
105
               when BIT 1 =>
106
                   DATA_REG(1) <= Received_serial;</pre>
                   RX Busy <= '1';
107
108
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK CNT RST <= '1';
109
110
                       NSTATE <= BIT 2;
111
                   end if;
112
113
               when BIT 2 =>
114
                   DATA REG(2) <= Received serial;
115
                   RX Busy <= '1';
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
116
117
                       CLK CNT RST <= '1';
118
                       NSTATE <= BIT 3;
119
                   end if;
120
121
              when BIT_3 =>
122
                   DATA_REG(3) <= Received_serial;</pre>
123
                   RX Busy <= '1';
124
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
125
                       CLK CNT RST <= '1';
126
                       NSTATE <= BIT 4;
127
                   end if;
128
129
               when BIT 4 =>
130
                   DATA REG(4) <= Received serial;
                   RX Busy <= '1';
131
132
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
133
                       CLK CNT RST <= '1';
                       NSTATE <= BIT 5;
134
135
                   end if;
136
137
              when BIT 5 =>
138
                   DATA REG(5) <= Received serial;
139
                   RX Busy <= '1';
140
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK CNT RST <= '1';
                       NSTATE <= BIT 6;
143
                   end if;
```

VHDL CODE

UART_RX:

```
151
               when BIT 6 =>
152
                   DATA REG(6) <= Received serial;
153
                   RX Busy <= '1';
154
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
155
                       CLK_CNT_RST <= '1';
                       NSTATE <= BIT 7;
156
157
                   end if;
158
159
              when BIT 7 =>
160
                   DATA_REG(7) <= Received_serial;</pre>
                   RX_Busy <= '1';</pre>
161
162
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
163
                       CLK CNT RST <= '1';
164
                       NSTATE <= STOP_BIT_Receive;</pre>
165
                   end if;
166
167
              when STOP BIT Receive =>
                   RX_Busy <= '1';
168
169
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK_CNT_RST <= '1';
170
171
                       NSTATE <= INIT_STATE;
172
                       RX_Busy <= '0';</pre>
173
                       if (Received serial = '1') then
174
                           DATA_VALID <= '1';
175
                       end if ;
176
                   end if;
177
178
               when others =>
179
          end case ;
180
      end process ; -- next state
181
182
      end Behavioral;
183
```


UART_RX_TB:

```
1
    -- Engineer: Mohammad Niknam
2
    -- Project Name: UART Controller
3
    -- VHDL Test Bench Created by ISE for module: UART RX
4
    -- CLK_PULSE_NUM : 868 for freq=100Mhz / BUADRATE 115200
    LIBRARY ieee;
5
    USE ieee.std_logic_1164.ALL;
6
7
    use IEEE.NUMERIC STD.ALL;
8
9
    ENTITY UART RX TB IS
10
    END UART RX TB;
11
12
    ARCHITECTURE behavior OF UART RX TB IS
13
14
        -- Component Declaration for the Unit Under Test (UUT)
15
16
        COMPONENT UART RX
17
        PORT (
18
             CLK : IN std logic;
             nRST : IN std_logic;
19
             DATA OUT : OUT std logic vector (7 downto 0);
20
21
             DATA VLD : OUT std logic;
             RX Busy : OUT std logic;
23
            Received_serial : IN std logic
24
25
       END COMPONENT;
26
27
28
       --Inputs
29
       signal CLK : std logic := '0';
30
       signal nRST : std logic := '0';
31
       signal Received serial : std logic := '0';
32
33
        --Outputs
34
       signal DATA OUT : std logic vector(7 downto 0);
35
       signal DATA VLD : std logic;
36
       signal RX Busy : std logic;
37
38
       -- Clock period definitions
39
       CLK TIME ns;
40
       BEGIN
41
42
43
       -- Instantiate the Unit Under Test (UUT)
44
       uut: UART RX PORT MAP (
              CLK => CLK,
45
              nRST => nRST,
46
47
              DATA OUT => DATA OUT,
48
             DATA VLD => DATA VLD,
49
             RX Busy => RX Busy,
50
             Received_serial => Received_serial
51
            );
52
53
```


UART RX TB::

```
CLK <= not(CLK) after CLK TIME;</pre>
 75
         nRST \leftarrow '0', '1' after 400 ns; -- hold reset state for 400 ns.
 76
         pro: process
 77
         begin
 78
             Received serial <= '1';
 79
             wait for 5000 ns;
             Received serial <= '0'; --START BIT
 80
             wait for 1737 * CLK TIME;
 81
            Received_serial <= '0'; --BIT 0</pre>
 82
            wait for 1737 * CLK TIME;
 83
            Received serial <= '1'; --BIT 1
 84
            wait for 1737 * CLK TIME;
 8.5
            Received_serial <= "0"; --BIT 2</pre>
 86
            wait for 1737 * CLK TIME;
 87
           Received serial <= '1'; --BIT 3
            wait for 1737 * CLK TIME;
 90
           Received serial <= '0'; --BIT 4
 91
           wait for 1737 * CLK TIME;
 92
           Received serial <= '1'; --BIT 5
 93
           wait for 1737 * CLK TIME;
 94
           Received serial <= '0'; --BIT 6
 95
           wait for 1737 * CLK TIME;
           Received_serial <= '1'; --BIT 7</pre>
 96
 97
           wait for 1737 * CLK_TIME;
 98
           Received_serial <= '1'; --STOP BIT</pre>
 99
           wait for 50000 ns;
           Received_serial <= '0'; --START BIT</pre>
100
101
           wait for 1737 * CLK_TIME;
            Received_serial <= '1'; --BIT 0</pre>
102
           wait for 1737 * CLK TIME;
103
            Received_serial <= '0'; --BIT 1</pre>
104
            wait for 1737 * CLK_TIME;
Received_serial <= '1'; --BIT_2</pre>
105
106
            wait for 1737 * CLK_TIME;
Received_serial <= '0'; --BIT_3</pre>
107
108
            wait for 1737 * CLK TIME;
109
           Received serial <= '1'; --BIT 4
110
            wait for 1737 * CLK TIME;
111
           Received serial <= '0'; --BIT 5
112
            wait for 1737 * CLK TIME;
113
            Received serial <= '1'; --BIT 6
114
            wait for 1737 * CLK TIME;
115
            Received serial <= \( \bar{0} \); --BIT 7
116
             wait for 1737 * CLK TIME;
117
            Received serial <= '1'; --STOP BIT
118
119
             wait;
120
         end process;
121
      END;
```


UART_RX Simulation:




UART_RX Simulation:




UART_RX Synthesize & RTL Schematic:




UART_RX Synthesize & RTL Schematic:



UART_RX Post-Route Simulation:



UART_RX Technology Schematic:



VHDL CODE

UART_TX:


```
-- Engineer: Mohammad Niknam
     -- Project Name: UART Controller
                       UART TX - Behavioral
     -- Module Name:
4
     library IEEE;
5
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.NUMERIC STD.ALL;
7
     entity UART TX is
8
9
         Generic (CLK PULSE NUM: integer:= 868); --868 for freq=100Mhz / BUADRATE 115200
         port ( CLK : in std logic;
10
                 nRST :in std logic;
11
12
                 nSTART : in std logic;
13
                 DATA: in std logic vector (7 downto 0);
14
                 DONE : out std logic;
15
                 TX Busy : out std logic; --data sending in progress
16
                 TX : out std logic);
17
     end UART TX;
18
19
     architecture Behavioral of UART TX is
20
     type FSMTYPE is (INIT STATE, START BIT SEND, BIT 0, BIT 1, BIT 2, BIT 3, BIT 4,
     BIT 5, BIT 6, BIT 7, STOP BIT SEND);
21
22
     signal CSTATE, NSTATE : FSMTYPE;
23
     signal CLK CNT : unsigned(11 downto 0) ;
24
     signal CLK CNT RST : std logic;
25
     signal DATA REG : std logic vector(7 downto 0);
26
27
    begin
28
29
     data registration : process ( CLK )
30
    begin
31
         if (CLK'event and CLK = '1') then
             if (nSTART = '0') then
32
33
             DATA REG <= DATA;
34
             end if ;
35
         end if ;
36
     end process ; --data registration
37
38
39
     clk counter : process( CLK )
40
    begin
41
         if (CLK'event and CLK = '1') then
             if (CLK CNT RST = '1') then
42
                 CLK CNT <= (others => '0');
43
44
45
                 CLK CNT <= CLK CNT + 1;
46
             end if ;
47
         end if ;
48
     end process ; -- clk counter
49
50
51
     state registration : process ( CLK )
52
    begin
53
         if (CLK'event and CLK = '1') then
54
             if (nRST = '0') then
55
                 CSTATE <= INIT STATE;
56
                 CSTATE <= NSTATE;
57
58
             end if ;
         end if ;
59
60
     end process ; -- state registration
61
```

```
next state : process ( CSTATE, CLK CNT, DATA REG, nSTART )
 74
 75
 76
          NSTATE <= CSTATE;
 77
          CLK CNT RST <= '0';
          TX \leq= '\overline{1}';
 78
 79
          DONE <= '0';
 80
 81
          case( CSTATE ) is
               when INIT_STATE =>
   TX <= '1';</pre>
 83
 84
                   CLK_CNT_RST <= '1';</pre>
                   TX Busy <= '0';
 85
                   if (nSTART = '0') then
 86
 87
                       NSTATE <= START BIT SEND;
 88
                   end if ;
 89
 90
               when START BIT SEND =>
                   TX <= "0";
 91
                   TX Busy <= '1';
 92
 93
                   if (TO integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK CNT RST <= '1';
 95
                       NSTATE <= BIT 0 ;
                   end if ;
 97
 98
               when BIT 0 =>
99
                   TX \leq DATA REG(0);
100
                   TX Busy <= '1';
101
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
102
                       CLK CNT RST <= '1';
103
                       NSTATE <= BIT 1;
104
                   end if;
105
106
               when BIT 1 =>
107
                   TX <= DATA REG(1);
108
                   TX Busy <= '1';
109
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
110
                       CLK CNT RST <= '1';
111
                       NSTATE <= BIT 2;
112
                   end if;
113
               when BIT 2 =>
114
115
                   TX \leq DATA REG(2);
116
                   TX Busy <= '1';
117
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
118
                       CLK CNT RST <= '1';
119
                       NSTATE <= BIT 3;
120
                   end if;
121
122
               when BIT 3 =>
                   TX <= DATA_REG(3);
123
124
                   TX_Busy <= '1';
125
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
126
                       CLK CNT RST <= '1';
127
                       NSTATE <= BIT 4;
128
                   end if;
129
130
               when BIT 4 =>
131
                   TX \leq DATA REG(4);
132
                   TX Busy <= '1';
133
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
134
                       CLK CNT RST <= '1';
135
                       NSTATE <= BIT 5;
136
                   end if;
137
```


UART_TX: VHDL CODE

```
148
               when BIT 5 =>
149
                   TX \leftarrow DATA REG(5);
150
                   TX_Busy <= '1';
151
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
152
                        CLK_CNT_RST <= '1';
153
                       NSTATE <= BIT 6;
154
                   end if;
155
156
              when BIT_6 =>
                   TX \stackrel{-}{\leftarrow} DATA_REG(6);
157
158
                   TX Busy <= '1';
159
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
                        CLK_CNT_RST <= '1';
160
161
                        NSTATE <= BIT 7;
                   end if;
162
163
164
             when BIT 7 =>
165
                   TX \stackrel{-}{\leftarrow} DATA REG(7);
                   TX_Busy <= '1';
166
167
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
                       CLK CNT RST <= '1';
168
                       NSTATE <= STOP BIT SEND;
169
170
                   end if;
171
172
              when STOP BIT SEND =>
173
                   TX <= '1';
174
                   TX Busy <= '1';
175
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
176
                        CLK CNT RST <= '1';
177
                       NSTATE <= INIT STATE;
                       DONE <= '1';
178
179
                       TX Busy <= '0';
180
                   end if;
181
182
               when others =>
183
          end case ;
184
     end process ; -- next_state
185
186
     end Behavioral;
187
```


UART_TX Synthesize & RTL Schematic:



UART_TX Synthesize & RTL Schematic:



UART_TX Technology Schematic:




VHDL CODE

RAM 1024X8:

```
1
    -- Engineer: Mohammad Niknam
    -- Project Name: UART Controller
2
3
     -- Module Name: RAM_1024X8 - Behavioral
    library IEEE;
5
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.NUMERIC STD.ALL;
7
8
     entity RAM 1024X8 is
9
        port (
10
             CLK : IN std logic; --Clock Pulse
11
             nRST :in std logic;
             EN : IN std_logic; --RAM Enable
12
13
             WRITE_EN : IN std_logic; --Write Enable
14
             ADDRESS: IN std_logic_vector(9 downto 0); --Address BUS for 1024 byte
15
             DIN : IN std logic vector(7 downto 0); --Input Data
16
             DOUT : OUT std_logic_vector(7 downto 0));
17
    end RAM 1024X8;
18
19
     architecture Behavioral of RAM_1024X8 is
20
         type MEMORY_TYP is array (integer range<>) of std_logic_vector(7 downto 0);
21
         signal MEM : MEMORY TYP(0 to 1023);
22
23
24
     read or write: process(clk)
25
    begin
         if (CLK'event and CLK = '1') then
26
27
             if (nRST='0') then
28
                 if (EN='1') then
29
                     if (WRITE EN='1') then
30
                         MEM(to_integer(unsigned(ADDRESS))) <= DIN;</pre>
31
32
                         DOUT <= MEM(to integer(unsigned(ADDRESS)));</pre>
33
                     end if;
34
                 end if;
35
             else
36
             MEM <= (others => "00000000");
37
             end if;
         end if;
38
39
     end process read or write;
40
     end Behavioral;
41
```

RAM_1024X8 Synthesize & RTL Schematic:



UART Controller:

```
-- Engineer: Mohammad Niknam
     -- Project Name: UART Controller
 3
                       UART Controller - Behavioral
     -- Module Name:
 5
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 7
     use IEEE.NUMERIC STD.ALL;
 8
9
     entity UART Controller is
10
         port ( CLK : in std logic;
11
                 nRST :in std logic;
12
                 Serial Receiver : in std logic;
13
                 RX Busy : out std logic; --data reception in progress
14
                 Serial Sender : out std logic
15
16
     end UART Controller;
17
18
     architecture Behavioral of UART Controller is
19
20
     component UART RX
21
         Generic (CLK PULSE NUM: integer:= 868); --868 for freq=100Mhz / BUADRATE 115200
22
         port ( CLK : in std logic;
                 nRST :in std logic;
23
                 DATA_OUT : out std_logic_vector(7 downto 0);
DATA_VLD : out std_logic; -- when DATA_VLD = 1, data reception is
24
25
                 completed data on DATA OUT are valid
26
                 RX Busy : out std logic; --data reception in progress
27
                 Received serial : in std logic);
28
     end component;
29
30
     component UART TX is
         Generic (CLK PULSE NUM: integer:= 868); --868 for freq=100Mhz / BUADRATE 115200
31
32
         port ( CLK : in std logic;
33
                 nRST :in std logic;
34
                 nSTART : in std logic;
35
                 DATA: in std logic vector (7 downto 0);
36
                 DONE : out std logic;
37
                 TX Busy : out std logic; --data sending in progress
38
                 TX : out std logic);
39
     end component;
40
41
     component RAM 1024X8 is
42
         port (
43
             CLK : IN std logic; --Clock Pulse
44
             nRST :in std logic;
45
             EN : IN std_logic; --RAM Enable
46
             WRITE EN : IN std logic; --Write Enable
             ADDRESS : IN std_logic_vector(9 downto 0); --Address BUS for 1024 byte
47
             DIN : IN std logic vector (7 downto 0); -- Input Data
48
49
             DOUT : OUT std logic vector(7 downto 0));
50
     end component;
51
52
     type FSMTYPE is (INIT STATE, DATA Reception, DATA send);
53
54
     signal CSTATE, NSTATE : FSMTYPE;
55
     signal nRST signal : std logic;
56
     signal DATA VLD, DATA VLD CNT RST: std logic;
57
     signal DATA VLD CNT : unsigned(10 downto 0);
58
     signal RAM ADDRESS, RAM ADDRESS WRITE, RAM ADDRESS READ : std logic vector (9 downto
59
     signal SEND DONE, SEND DONE CNT RST : std logic;
60
     signal SEND DONE CNT : unsigned(10 downto 0);
61
     signal RX DATA OUT, RAM DOUT: std logic vector(7 downto 0);
     signal WRITE EN, RAM EN : std logic;
62
63
     signal TX Busy, nSTART signal : std logic;
64
```


UART_Controller:

```
73
      begin
 74
          DATA_VLD_counter_AND_SEND_DONE_counter : process( CLK )
 75
          begin
 76
              if (CLK'event and CLK = '1') then
                  if (DATA_VLD_CNT_RST = '1') then
 78
                       DATA_VLD_CNT <= (others => '0');
 79
                      RAM EN <= '0';
 80
 81
                       if (DATA VLD = '1') then
 82
                           DATA VLD CNT <= DATA VLD CNT + 1;
                           RAM EN <= '1';
 83
 84
                           RAM_EN <= '0';
 85
 86
                       end if;
 87
                  end if ;
 88
 89
                  if (SEND DONE CNT RST = '1') then
 90
                      SEND DONE CNT <= (others => '0');
 91
                  else
                       if (SEND DONE = '1') then
 93
                           SEND DONE CNT <= SEND DONE CNT + 1;
 94
                           RAM EN <= '1';
 95
                       else
 96
                           RAM EN <= '0';
 97
                       end if;
 98
                  end if ;
 99
              end if ;
100
          end process ; -- DATA VLD counter AND_SEND_DONE_counter
101
102
103
          RAM ADDRESS WRITE PRO: process (CLK, DATA VLD CNT)
104
              variable DATA VLD CNT var : unsigned(10 downto 0);
105
          begin
106
              DATA VLD CNT var := DATA VLD CNT + "11111111111"; --DATA VLD CNT Minus One
              to address
107
              RAM ADDRESS WRITE <= std logic vector(DATA VLD CNT var(9 downto 0));
108
          end process RAM ADDRESS WRITE PRO; -- RAM ADDRESS WRITE PRO
109
110
111
          RAM ADDRESS READ <= std logic vector(SEND DONE CNT(9 downto 0));
112
113
114
          state registration : process ( CLK )
115
          begin
              if (CLK'event and CLK = '1') then
116
                  if (nRST = '0') then
117
118
                      CSTATE <= INIT STATE;
119
120
                      CSTATE <= NSTATE;
                  end if ;
121
122
              end if ;
123
          end process ; -- state registration
124
125
          next state : process( CSTATE, RAM ADDRESS WRITE, RAM ADDRESS READ, DATA VLD,
126
          DATA VLD CNT, SEND DONE CNT, TX Busy)
127
          begin
128
              NSTATE <= CSTATE;
129
              nRST signal <= '1';
              DATA_VLD_CNT RST <= '0';
130
131
              SEND DONE CNT RST <= '0';
132
              WRITE EN <= '1';
133
              RAM ADDRESS <= (others => '0');
134
              nSTART signal <= '1';
135
```

214

end Behavioral;

```
143
               case( CSTATE ) is
144
                   when INIT STATE =>
                       nRST_signal <= '0';</pre>
145
146
                       DATA_VLD_CNT_RST <= '1';</pre>
                       SEND DONE CNT RST <= '1';
147
                       if (DATA_VLD = '1') then
148
149
                           NSTATE <= DATA_Reception;</pre>
150
                       end if ;
151
152
                   when DATA Reception =>
                       WRITE EN <= '1';
153
154
                       RAM ADDRESS <= RAM ADDRESS WRITE;
                       SEND DONE CNT RST <= '1';
155
                       if (DATA VLD CNT = "10000000000") then --10000000000=1024
156
157
                           DATA VLD CNT RST <= '1';
                           NSTATE <= DATA_send ;
158
159
                       end if ;
160
161
                   when DATA send =>
162
                       WRITE EN <= '0';
                       RAM ADDRESS <= RAM ADDRESS READ;
163
164
                       DATA VLD CNT RST <= '1';
165
                       if (SEND DONE CNT = "10000000000") then --10000000000=1024
166
                           SEND DONE CNT RST <= '1';
167
                           NSTATE <= INIT STATE ;
168
169
                           if (TX Busy = '0') then
170
                                nSTART signal <= '0';
171
172
                                nSTART_signal <= '1';</pre>
173
                           end if;
                       end if ;
174
175
176
                   when others =>
               end case ;
177
          end process ; -- next state
180
181
          UART RX Instantiation : UART RX
182
          Generic map (CLK PULSE NUM => 868)
183
          port map (
               CLK => CLK,
184
185
               nRST => nRST signal,
186
               DATA OUT => RX DATA OUT,
               DATA VLD => DATA VLD,
187
              RX Busy => RX Busy,
188
189
               Received serial => Serial Receiver
190
          );
191
192
          UART TX Instantiation : UART TX
          Generic map (CLK PULSE NUM => 868)
          port map(
194
195
               CLK => CLK,
196
              nRST => nRST signal,
197
              nSTART => nSTART signal,
198
              DATA => RAM DOUT,
199
              DONE => SEND DONE,
200
               TX Busy => TX Busy,
201
               TX => Serial Sender
202
          );
203
204
          RAM 1024X8 Instantiation: RAM 1024X8
205
          port map (
206
              CLK => CLK,
207
              nRST => nRST signal,
208
               EN => RAM EN,
209
              WRITE EN => WRITE EN,
210
              ADDRESS => RAM ADDRESS,
211
               DIN => RX DATA OUT,
212
               DOUT => RAM DOUT
          );
213
```



UART_Controller Synthesize & RTL Schematic:

