# مباحث ویژه در الکترونیک VHDL

Dr. Mohsen Shakiba

#### **Practice4:**

**UART Controller:** 

UART\_RX and TestBench

Mohammad Niknam
951843189

#### تمرین شماره 4

طبق پروتکل UART که پیش از این به آن پرداختیم، یک کنترلر برای دریافت اطلاعات، طراحی و مبتنی بر LART (قابل سنتز) توصیف نمایید. Baudrate را 9600کیلوبیت بر ثانیه (اصلاح: 9600 بیت بر ثانیه) فرض کنید. حتما سیگنالهای کنترلی لازم را در نظر بگیرید (مثلا یک سیگنال خروجی که دریافت یک بسته داده جدید را اعلان نماید). (راهنمایی: این ماژول ورودی سریال UART را دریافت می کند و پس از دریافت هر بسته اطلاعات 8 بیتی، آن را در خروجی قرار می دهد)

-عملکرد کنترلر طراحی شده را با نوشتن یک تست بنچ ارزیابی نمایید. شبیه سازی در سطح پیاده سازی نهایی و یا همان Post-Route انجام شود. (راهنمایی: برای ارزیابی عملکرد کنترلر گیرنده، در واقع شما باید یک یا چند بسته داده UART را به عنوان ورودی کنترلر تولید نمایید که این کار در یک فرآیند با استفاده صحیح از عبارت های wait قابل انجام است)

نکته : به منظور کاهش زمان شبیه سازی میتوانید نرخ ارسال داده را از 9600 به 115200 بیت بر ثانیه افزایش دهید. به این ترتیب تعداد پالسهای ساعت برای انتقال هر بیت به 24000000/115200 = 208 پالس کاهش می یابد (با فرض فرکانس پالس ساعت 24 مگاهرتز

در طراحی برای سادگی در ارزیابی ماژول فرکانس و baudrate به نحو زیر در نظر گرفته شد

Freq: 100 MHZ

Baudrate: 115200

Pulse for each bit: 868


# Universal Asynchronous Receiver/Transmitter UART

## Why use a UART?

- · A UART may be used when:
  - High speed is not required
  - A cheap communication line between **two** devices is required
- Asynchronous serial communication is very cheap
  - Requires a transmitter and/or receiver
  - Single wire for each direction (plus ground wire)
  - Relatively simple hardware
  - Asynchronous because the
- PC devices such as mice and modems used to often be asynchronous serial devices


#### **UART Uses**

- PC serial port is a UART!
- · Serializes data to be sent over serial cable
  - De-serializes received data




# **UART Uses**

- Communication between distant computers
  - Serializes data to be sent to modem
  - De-serializes data received from modem




· Used to be commonly used for internet access



# **UART Uses**

- Used to be used for mainframe access
  - A mainframe could have dozens of serial ports




- Becoming much less common
- Largely been replaced by faster, more sophisticated interfaces
  - PCs: USB (peripherals), Ethernet (networking)
  - Chip to chip: I2C, SPI
- Still used today when simple low speed communication is needed

#### **UART Functions**

- Outbound data
  - Convert from parallel to serial
  - Add start and stop delineators (bits)
  - Add parity bit
- · Inbound data
  - Convert from serial to parallel
  - Remove start and stop delineators (bits)
  - Check and remove parity bit


## **UART** Character Transmission

- Below is a timing diagram for the transmission of a single byte
- · Uses a single wire for transmission
- Each block represents a bit that can be a mark (logic '1', high) or space (logic '0', low)




#### **UART** Character Transmission

- Each bit has a fixed time duration determined by the transmission rate
- Example: a 1200 bps (bits per second) UART will have a 1/1200 s or about 833.3  $\mu$ s bit width




#### **UART** Character Transmission

- The start bit marks the beginning of a new word
- When detected, the receiver synchronizes with the new data stream




#### **UART** Character Transmission

- Next follows the data bits (7 or 8)
- The least significant bit is sent first




#### **UART** Character Transmission

- The parity bit is added to make the number of 1's even (even parity) or odd (odd parity)
- This bit can be used by the receiver to check for transmission errors




#### **UART** Character Transmission

- · The stop bit marks the end of transmission
- · Receiver checks to make sure it is '1'
- Separates one word from the start bit of the next word




#### **UART** Character Transmission

 In the configuration shown, it takes 10 bits to send 7 bits of data




## **UART Transmission Example**

Send the ASCII letter 'W' (1010111)



## **UART** Character Reception


Start bit says a character is coming, receiver resets its timers



Receiver uses a timer (counter) to time when it samples. Transmission rate (i.e., bit width) must be known!


# **UART** Character Reception

If receiver samples too quickly, see what happens...



#### **UART** Character Reception

If receiver samples too slowly, see what happens...



Receiver resynchronizes on every start bit. Only has to be accurate enough to read 9 bits.


#### **UART** Character Reception

- Receiver also verifies that stop bit is '1'
  - If not, reports "framing error" to host system
- New start bit can appear immediately after stop bit
  - Receiver will resynchronize on each start bit

# UR T Options


- UARTs usually have programmable options:
  - Data: 7 or 8 bits
  - Parity: even, odd, none, mark, space
  - Stop bits: 1, 1.5, 2
  - Baud rate: 300, 1200, 2400, 4800, 9600, 19.2K, 38.4k, 57.6k, 115.2k...

# Design a UART Transmitter! System Diagram




#### Transmitter/System Handshaking

- System asserts Send and holds it high when it wants to send a byte
- · UART asserts Busy signal in response
- When UART has finished transfer, UART de-asserts Busy signal
- System de-asserts Send signal




## Transmitter Block Diagram




## The Shift Register

- Make it a 9-bit register
- When it loads:
  - Have it load '0' for the start bit on the right (LSB)
  - Have it load the parity bit on the left (MSB)
  - Have it load 7 data bits in the middle
- · When it shifts:
  - Have it shift '1' into the left so a stop bit is sent at the end



- When it resets:
  - Have it load all 1's so that its default output is a '1' (line idle value)

#### Transmitter FSM



Be sure to choose state encodings and use logic minimization that ensures **Busy** signal will have no hazards...

UART\_RX: VHDL CODE

```
1
     -- Engineer: Mohammad Niknam
     -- Project Name: UART Controller
3
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
5
     use IEEE.NUMERIC STD.ALL;
7
     entity UART RX is
8
         Generic (CLK PULSE NUM: integer:= 868); --868 for freq=100Mhz / BUADRATE 115200
9
         port ( CLK : in std_logic;
10
                 nRST :in std logic;
11
                 DATA OUT : out std logic vector (7 downto 0);
12
                 DATA VLD : out std logic; -- when DATA VLD = 1, data reception is
                 completed data on {\tt DATA\_OUT} are valid
13
                 RX_Busy : out std_logic; --data reception in progress
14
                 Received serial : in std logic);
15
     end UART RX;
16
17
     architecture Behavioral of UART RX is
18
     type FSMTYPE is (INIT STATE, START BIT Receive, BIT 0, BIT 1, BIT 2, BIT 3, BIT 4,
     BIT 5, BIT 6, BIT 7, STOP BIT Receive);
19
     signal CSTATE, NSTATE : FSMTYPE;
20
     signal CLK CNT : unsigned(11 downto 0) ;
21
     signal CLK CNT RST : std_logic;
22
23
     signal DATA REG : std logic vector(7 downto 0);
     signal TMP : std logic vector(7 downto 0);
24
25
     signal DATA VALID : std logic;
26
27
    begin
28
29
         data registration : process ( CLK )
30
             variable VTMP : std logic vector(7 downto 0);
31
         begin
32
             if (CLK'event and CLK = '1') then
33
                 TMP <= DATA REG;
                 if (DATA VALID = '1') then
34
35
                      DATA OUT <= DATA REG;
                     DATA_VLD <= '1';
36
37
                     VTMP := DATA_REG;
38
39
                     DATA VLD <= '0';
                     DATA_OUT <= VTMP;
40
41
                 end if ;
             end if ;
42
43
         end process ; --data registration
44
45
     clk counter : process( CLK )
46
47
    begin
48
         if (CLK'event and CLK = '1') then
             if (CLK CNT RST = '1') then
49
50
                 CLK CNT <= (others => '0');
51
52
                 CLK CNT <= CLK CNT + 1;
53
             end if ;
54
         end if ;
55
     end process ; -- clk counter
56
57
     state_registration : process( CLK )
58
59
    begin
         if (CLK'event and CLK = '1') then
60
             if (nRST = '0') then
61
                 CSTATE <= INIT STATE;
63
64
                 CSTATE <= NSTATE;
65
             end if ;
66
         end if ;
67
     end process ; -- state registration
```

```
74
      next state : process ( CSTATE, CLK CNT, DATA REG, Received serial, TMP)
 75
      begin
 76
          NSTATE <= CSTATE;
 77
          CLK CNT RST <= '0';
          DATA VALID <= '0';
 78
 79
          DATA REG <= TMP;
 80
          case( CSTATE ) is
               when INIT STATE =>
 83
                   DATA REG <= (others => '0');
                   RX Busy <= '0';</pre>
 84
 85
                   CLK CNT RST <= '1';
                   if (Received serial = '0') then
 86
 87
                       NSTATE <= START BIT Receive;
 88
                   end if ;
 89
 90
              when START BIT Receive =>
                   RX_Busy <= '1';</pre>
 91
                   if (TO_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
 92
                       CLK_CNT_RST <= '1';</pre>
 93
                       NSTATE <= BIT 0 ;
 95
                   end if ;
 97
               when BIT 0 =>
 98
                   DATA REG(0) \leftarrow Received serial;
                   RX Busy <= '1';
 99
100
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
101
                       CLK CNT RST <= '1';
                       NSTATE <= BIT 1;
102
103
                   end if;
104
105
               when BIT 1 =>
106
                   DATA_REG(1) <= Received_serial;</pre>
                   RX Busy <= '1';
107
108
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK CNT RST <= '1';
109
110
                       NSTATE <= BIT 2;
111
                   end if;
112
113
               when BIT 2 =>
114
                   DATA REG(2) <= Received serial;
115
                   RX Busy <= '1';
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
116
117
                       CLK CNT RST <= '1';
118
                       NSTATE <= BIT 3;
119
                   end if;
120
121
              when BIT_3 =>
122
                   DATA_REG(3) <= Received_serial;</pre>
123
                   RX Busy <= '1';
124
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
125
                       CLK CNT RST <= '1';
126
                       NSTATE <= BIT 4;
127
                   end if;
128
129
               when BIT 4 =>
130
                   DATA REG(4) <= Received serial;
                   RX Busy <= '1';
131
132
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
133
                       CLK CNT RST <= '1';
                       NSTATE <= BIT 5;
134
135
                   end if;
136
137
              when BIT 5 =>
138
                   DATA REG(5) <= Received serial;
139
                   RX Busy <= '1';
140
                   if (to integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK CNT RST <= '1';
                       NSTATE <= BIT 6;
143
                   end if;
```

VHDL CODE

**UART\_RX:** 

```
151
               when BIT 6 =>
152
                   DATA REG(6) <= Received serial;
153
                   RX Busy <= '1';
154
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
155
                       CLK_CNT_RST <= '1';
                       NSTATE <= BIT 7;
156
157
                   end if;
158
159
              when BIT 7 =>
160
                   DATA_REG(7) <= Received_serial;</pre>
                   RX_Busy <= '1';</pre>
161
162
                   if (to_integer(CLK_CNT) = (CLK_PULSE_NUM - 1)) then
163
                       CLK CNT RST <= '1';
164
                       NSTATE <= STOP_BIT_Receive;</pre>
165
                   end if;
166
167
              when STOP BIT Receive =>
                   RX_Busy <= '1';
168
169
                   if (to_integer(CLK CNT) = (CLK PULSE NUM - 1)) then
                       CLK_CNT_RST <= '1';
170
171
                       NSTATE <= INIT_STATE;
172
                       RX_Busy <= '0';</pre>
173
                       if (Received serial = '1') then
174
                           DATA_VALID <= '1';
175
                       end if ;
176
                   end if;
177
178
               when others =>
179
          end case ;
180
      end process ; -- next state
181
182
      end Behavioral;
183
```

#### UART\_RX\_TB:

```
1
    -- Engineer: Mohammad Niknam
2
    -- Project Name: UART Controller
3
    -- VHDL Test Bench Created by ISE for module: UART RX
4
    -- CLK_PULSE_NUM : 868 for freq=100Mhz / BUADRATE 115200
    LIBRARY ieee;
5
    USE ieee.std_logic_1164.ALL;
6
7
    use IEEE.NUMERIC STD.ALL;
8
9
    ENTITY UART RX TB IS
10
    END UART RX TB;
11
12
    ARCHITECTURE behavior OF UART RX TB IS
13
14
        -- Component Declaration for the Unit Under Test (UUT)
15
16
        COMPONENT UART RX
17
        PORT (
18
             CLK : IN std logic;
             nRST : IN std_logic;
19
             DATA OUT : OUT std logic vector (7 downto 0);
20
21
             DATA VLD : OUT std logic;
             RX Busy : OUT std logic;
23
            Received_serial : IN std logic
24
25
       END COMPONENT;
26
27
28
       --Inputs
29
       signal CLK : std logic := '0';
30
       signal nRST : std logic := '0';
31
       signal Received serial : std logic := '0';
32
33
        --Outputs
34
       signal DATA OUT : std logic vector(7 downto 0);
35
       signal DATA VLD : std logic;
36
       signal RX Busy : std logic;
37
38
       -- Clock period definitions
39
       CLK TIME ns;
40
       BEGIN
41
42
43
       -- Instantiate the Unit Under Test (UUT)
44
       uut: UART RX PORT MAP (
              CLK => CLK,
45
              nRST => nRST,
46
47
              DATA OUT => DATA OUT,
48
             DATA VLD => DATA VLD,
49
             RX Busy => RX Busy,
50
             Received_serial => Received_serial
51
            );
52
53
```


#### **UART RX TB::**

```
CLK <= not(CLK) after CLK TIME;</pre>
 75
         nRST \leftarrow '0', '1' after 400 ns; -- hold reset state for 400 ns.
 76
         pro: process
 77
         begin
 78
             Received serial <= '1';
 79
             wait for 5000 ns;
             Received serial <= '0'; --START BIT
 80
             wait for 1737 * CLK TIME;
 81
            Received_serial <= '0'; --BIT 0</pre>
 82
            wait for 1737 * CLK TIME;
 83
            Received serial <= '1'; --BIT 1
 84
            wait for 1737 * CLK TIME;
 8.5
            Received_serial <= "0"; --BIT 2</pre>
 86
            wait for 1737 * CLK TIME;
 87
           Received serial <= '1'; --BIT 3
            wait for 1737 * CLK TIME;
 90
           Received serial <= '0'; --BIT 4
 91
           wait for 1737 * CLK TIME;
 92
           Received serial <= '1'; --BIT 5
 93
           wait for 1737 * CLK TIME;
 94
           Received serial <= '0'; --BIT 6
 95
           wait for 1737 * CLK TIME;
           Received_serial <= '1'; --BIT 7</pre>
 96
 97
           wait for 1737 * CLK_TIME;
 98
           Received_serial <= '1'; --STOP BIT</pre>
 99
           wait for 50000 ns;
           Received_serial <= '0'; --START BIT</pre>
100
101
           wait for 1737 * CLK_TIME;
            Received_serial <= '1'; --BIT 0</pre>
102
           wait for 1737 * CLK TIME;
103
            Received_serial <= '0'; --BIT 1</pre>
104
            wait for 1737 * CLK_TIME;
Received_serial <= '1'; --BIT_2</pre>
105
106
            wait for 1737 * CLK_TIME;
Received_serial <= '0'; --BIT_3</pre>
107
108
            wait for 1737 * CLK TIME;
109
           Received serial <= '1'; --BIT 4
110
            wait for 1737 * CLK TIME;
111
           Received serial <= '0'; --BIT 5
112
            wait for 1737 * CLK TIME;
113
            Received serial <= '1'; --BIT 6
114
            wait for 1737 * CLK TIME;
115
            Received serial <= \( \tau_0'; \) --BIT 7
116
             wait for 1737 * CLK TIME;
117
            Received serial <= '1'; --STOP BIT
118
119
             wait;
120
         end process;
121
      END;
```


## **Simulation:**




## **Simulation:**




## **Synthesize & RTL Schematic:**



# **Synthesize & RTL Schematic:**



## **Post-Route Simulation:**



# **Technology Schematic:**

