# VHDL Code Simulation & Implementation in ISE Xilinx

# vending\_machine\_processor:

contains: accumulator8, Adder8. full\_Adder, comparator8, comparator\_1bit, comparator\_co, mux21, subtractor8

## **Mohammad Niknam**

#### **Reference:**

 $https://github.com/MohammadNiknam17/vending\_machine\_processor$ 

## **Block Diagram:**




Figure 1

## **Project Describtion:**

Basic 8-bit vending machine processor design which offers support for two drinks and currency of 5 cent, 10 cent, 25 cent denominations.

As an engineer working in a high tech company, asked to implement a RTL description of a vending machine processor using VHDL to control a vending machine.

Figure 1 shows the block diagram of the vending machine.

Here is how the vending machine is supposed to work:

The machine has a single coin slot that accepts nickels, dimes and quarters, one at a time. A coin sensor provides the processor with a 1-bit input C that becomes 1 when a coin is detected, and an 8-bit input V indicating the coin's value in cents. Two 8-bit inputs SO and S1 indicate the cost of the two types of soda drink. Note that the value of SO and S1 can be set by the vending machine owner. Choice is a 1-bit input to the vending machine indicating the type of soda drink selected (Choice 0 is for soda drink type 0 with the cost S0 and Choice 1 is for soda drink type 1 with cost of S1).

If the amount of money deposited is less than the cost of the soda, the processor generates an 8-bit output P to display the amount of money deposited in cents. Once the processor has seen coins whose value equals or exceeds the cost of a soda, the processor should set an 2-bit output D for one clock cycle, causing a soda to be dispensed (00 or 11 for no action, 01 for the release of soft drink type 0, and 10 for the release of soft drink type 1).

The vending machine also should generate the 8-bit output E indicating the change to be returned in cents.

#### **Question Link:**

https://www.chegg.com/homework-help/questions-and-answers/junior-engineer-working-high-tech-company-asked-implement-rtl-description-vending-machine--q36105103

#### vending\_machine:

67

```
-- Engineer: Mohammad Niknam
1
     -- Project Name: vending machine processor
3
     -- Module Name: vending machine - rtl
4
     library ieee;
5
     USE ieee.std logic 1164.all;
    use IEEE.NUMERIC STD.ALL;
6
7
8
     entity vending_machine is
9
         port(
10
             nRST : in std logic; --negative reset
             clk : in std_logic;
11
             C: in std logic; --from coin sensor: becomes 1 when a coin is detected.
12
13
             V : in std logic vector(7 downto 0); --received coin's value in cents from
             coin sensor.
14
             S0 : in std logic vector (7 downto 0); --price of choice 0, defined by
             vending machin owner.
             S1 : in std logic vector(7 downto 0); --price of choice 1, defined by
15
             vending machin owner.
16
             choice : in std logic;
             P : out std_logic_vector(7 downto 0); --Display
17
             E : out std logic vector (7 downto 0); -- return change
18
             D : out std logic vector (1 downto 0) -- soda dispensation
19
20
             );
21
     end vending machine;
22
23
     architecture rtl of vending machine is
24
     component accumulator8 is
25
         port(
26
             clk: in std logic;
27
             nRST acc: in std logic;
28
             C: in std logic; --becomes 1 when a coin is detected.
29
             data in : in std logic vector(7 downto 0);
30
             data out : out std logic vector (7 downto 0)
31
32
     end component;
33
34
     component subtractor8 is
35
         port(
36
             a : in std logic vector(7 downto 0);
37
             b : in std_logic_vector(7 downto 0);
38
             result : out std logic vector (7 downto 0)
39
             );
40
     end component;
41
42
     component comparator8 is
43
         port(
             a : in std_logic_vector(7 downto 0);
44
45
             b : in std_logic_vector(7 downto 0);
             g_out : out std_logic;
46
47
             e out : out std logic;
48
             l out : out std logic);
49
     end component;
50
51
     component mux21 is
52
         port(
53
             A : in std logic vector(7 downto 0);
             B : in std logic vector(7 downto 0);
54
             s : in std logic;
55
56
             output : out std_logic_vector(7 downto 0)
57
             ):
58
     end component;
59
60
     type FSMTYPE is (INIT STATE, Coin Reception, soda dispensation);
61
62
     signal CSTATE, NSTATE : FSMTYPE;
63
     signal balance, price, price reg, coins to return : std logic vector(7 downto 0);
64
     signal price choice reg EN, balance greater, balance equal, balance lower: std logic;
6.5
     signal choice reg, dispensation EN : std logic;
66
     signal nRST acc : std logic;
```

#### vending\_machine:

```
72
          price registration : process ( CLK )
 73
          begin
               if (CLK'event and CLK = '1') then
 74
 75
                   if (price_choice_reg_EN = '1') then
 76
                       price reg <= price;</pre>
 77
                        choice_reg <= choice;</pre>
 78
                   end if ;
 79
               end if ;
 80
           end process ; -- price registration
 81
 82
 83
           state registration : process ( CLK )
          begin
 85
               if (CLK'event and CLK = '1') then
                   if (nRST = '0') then
 86
 87
                       CSTATE <= INIT STATE;
 88
 89
                        CSTATE <= NSTATE;
 90
                   end if ;
 91
               end if ;
 92
           end process ; -- state registration
 93
 94
           soda dispensation proc: process(clk)
 95
          begin
 96
               if (CLK'event and CLK = '1') then
                   if (dispensation EN = '1') then
 97
                        if(choice reg = '0') then
 98
 99
                            D <= "01"; --s0
100
101
                            D <= "10"; --S1
102
                        end if;
103
                   else
                        D <= "00";
104
105
                   end if;
106
               end if;
107
          end process; --soda dispensation Proc;
108
109
          next state : process( CSTATE, balance, C, balance equal, balance greater,
          coins_to_return)
110
          begin
111
               NSTATE <= CSTATE;
               nRST acc <= '1';
112
113
               price_choice_reg_EN <= '0';</pre>
114
               dispensation_EN <= '0';</pre>
115
               p <= (others => '0');
               E <= (others => '0');
116
117
118
               case( CSTATE ) is
119
                   when INIT STATE =>
                       nRST_acc <= '0';
120
121
                        price choice reg EN <= '1';</pre>
122
                       E <= balance;</pre>
123
                        if (C = '1') then
                            nRST acc <= '1';
124
125
                            NSTATE <= Coin Reception;
126
                        end if ;
127
128
                   when Coin Reception =>
129
                        P <= balance;
130
                        if (balance equal = '1' or balance greater = '1') then
131
                            NSTATE <= soda dispensation ;
132
                        end if ;
133
134
                   when soda dispensation =>
135
                        dispensation_EN <= '1';</pre>
136
                        E <= coins to return;
137
                        nRST acc <= '0';
138
                        NSTATE <= INIT STATE;</pre>
139
140
                   when others =>
               end case ;
141
142
          end process ; -- next_state
```

## vending\_machine:

```
mux : mux21 port map(S0, S1, choice, price);
accumulator : accumulator8 port map (clk, nRST_acc, C, V, balance);
comparator : comparator8 port map (balance, price_reg, balance_greater, balance_equal, balance_lower);
subtractor : subtractor8 port map (balance, price_reg, coins_to_return);
end rtl;

end rtl;
end rtl;
```

## vending\_machine\_TB:

```
-- Engineer: Mohammad Niknam
2
     -- Project Name: vending machine processor
3
     -- Module Name: vending machine TB
4
     library ieee;
     USE ieee.std logic 1164.all;
    use IEEE.NUMERIC STD.ALL;
7
    ENTITY vending machine TB IS
9
    END vending machine TB;
10
11
    ARCHITECTURE behavior OF vending machine TB IS
12
         -- Component Declaration for the Unit Under Test (UUT)
13
14
         COMPONENT vending machine
15
         PORT (
              nRST : IN std_logic;
16
17
              clk: IN std logic;
18
              C : IN std logic;
19
              V : IN std_logic_vector(7 downto 0);
              S0 : IN std_logic_vector(7 downto 0);
              S1 : IN std_logic_vector(7 downto 0);
21
22
              choice : IN std logic;
23
              P : OUT std_logic_vector(7 downto 0);
                       std_logic_vector(7 downto 0);
24
              E: OUT
25
              D : OUT
                       std logic vector(1 downto 0)
26
             );
27
         END COMPONENT;
28
29
        --Inputs
        signal nRST : std logic := '0';
30
        signal clk : std_logic := '0';
31
        signal C : std logic := '0';
32
33
        signal V : std logic vector(7 downto 0) := (others => '0');
34
        signal S0 : std logic vector(7 downto 0) := (others => '0');
        signal S1 : std logic vector(7 downto 0) := (others => '0');
35
36
        signal choice : std logic := '0';
37
38
         --Outputs
39
        signal P : std logic vector(7 downto 0);
40
        signal E : std logic vector(7 downto 0);
41
        signal D : std logic vector(1 downto 0);
42
4.3
        -- Clock period definitions
44
        constant clk period : time := 10 ns;
45
46
        constant S0price : std logic vector(7 downto 0) := "00100001"; --soda S0 price=
        33 cent
47
        constant S1price : std logic vector(7 downto 0) := "01000001"; --soda S1 price=
        65 cent
48
49
        constant Nickel : std logic vector(7 downto 0) := "00000101"; --us coin value= 5
50
        constant Dime : std logic vector(7 downto 0) := "00001010"; --us coin value= 10
        constant Quarter : std logic vector(7 downto 0) := "00011001"; --us coin value=
52
53
    BEGIN
54
        -- Instantiate the Unit Under Test (UUT)
55
        uut: vending machine PORT MAP (
56
               nRST => nRST,
57
               clk => clk,
58
               C \Rightarrow C
               V \Rightarrow V
59
               S0 \Rightarrow S0
60
61
               S1 => S1,
62
               choice => choice,
63
               P \Rightarrow P
               E \implies E
               D => D
             );
```

## vending\_machine\_TB:

```
CLK <= not(CLK) after clk_period/2;</pre>
77
            nRST \leftarrow '0', '1' after 15\overline{0} ns; -- hold reset state for 400 ns.
79
            s0 <= S0price; --soda S0 price= 33 cent
            S1 <= S1price; --soda S1 price= 65 cent

choice <= '1', '0' after 500 ns;


C <= '0', '1' after 300 ns, '0' after 310 ns, '1'after 350ns, '0' after 360 ns,

'1' after 400 ns, '0' after 410 ns, '1'after 450ns, '0' after 460 ns,


'1' after 600 ns, '0' after 610 ns, '1'after 650ns, '0' after 660 ns,

'1' after 700 ns, '0' after 710 ns;
80
81
82
83
84
85
86
            v <= (others => '0'), Quarter after 290 ns, Nickel after 340 ns, Dime after 400
87
            ns, Quarter after 440 ns,
88
            Quarter after 600 ns, Nickel after 650 ns, Dime after 700 ns, (others => '0')
            after 710 ns;
89
       END;
90
```


## vending\_machine Simulation:




## vending\_machine Synthesize & RTL Schematic:




# vending\_machine Synthesize & RTL Schematic:



# vending\_machine Synthesize & RTL Schematic:




# vending\_machine Technology Schematic:




accumulator8:

```
-- Engineer: Mohammad Niknam
     -- Project Name: vending machine processor
    -- Module Name: accumulator8
4
     library ieee;
5
    USE ieee.std logic 1164.all;
6
    use IEEE.NUMERIC STD.ALL;
7
    entity accumulator8 is
8
9
        port(
10
             clk : in std logic;
11
             nRST acc : in std logic;
12
             C : in std_logic; --becomes 1 when a coin is detected.
13
             data in : in std logic vector(7 downto 0);
14
             data_out : out std_logic_vector(7 downto 0)
15
             );
    end accumulator8;
16
17
18
     architecture rtl of accumulator8 is
19
     component adder8 IS
20
      port(
21
         a : in std logic vector(7 downto 0);
        b : in std logic vector(7 downto 0);
22
23
        c in: in std logic;
        s: out std_logic_vector(7 downto 0);
24
25
         c out: out std logic
26
         );
27
    end component;
28
29
   signal temp1 : std_logic_vector(7 downto 0);
30 signal temp2 : std logic vector(7 downto 0);
31
    signal c in : std logic;
32
    signal c_out : std_logic;
33
34
   begin
35
        c in <= '0';
36
37
         adder: adder8 port map (data in, temp2, c in, temp1, c out);
38
39
         reg: process(clk)
40
        begin
             if (clk'event and clk = '1') then
41
42
                 if nRST acc = '0' then
43
                     temp2 <= (others => '0');
44
                 elsif (C = '1') then
45
                     temp2 <= temp1;</pre>
                 end if;
46
             end if;
47
48
         end process reg;
49
50
         data out <= temp2;</pre>
51
     end rtl;
52
```

# accumulator8 Synthesize & RTL Schematic:





#### Adder8:

```
-- Engineer: Mohammad Niknam
    -- Project Name: vending machine processor
    -- Module Name: Adder8
4
    library ieee;
5
    USE ieee.std logic 1164.all;
    use IEEE.NUMERIC STD.ALL;
7
    ENTITY adder8 IS
8
9
     PORT (
10
        a : in std_logic_vector(7 downto 0);
        b : in std_logic_vector(7 downto 0);
11
12
        c_in: in std_logic;
13
        s: out std_logic_vector(7 downto 0);
14
        c out: out std logic);
15
    end adder8;
16
17
    architecture model of adder8 is
18
    signal c: std logic vector(7 downto 1) := (others => '0');
19
        COMPONENT full adder
20
           PORT (
              a : IN STD LOGIC;
21
22
             b : IN STD LOGIC;
             c_in : IN STD LOGIC;
23
             sum : OUT STD LOGIC;
24
25
              c out : OUT STD LOGIC);
        END COMPONENT;
27
   BEGIN
        bit0 : full adder PORT MAP (a(0),b(0),c in,s(0),c(1));
29
        bit1 : full adder PORT MAP (a(1),b(1),c(1),s(1),c(2));
30
        bit2: full adder PORT MAP (a(2),b(2),c(2),s(2),c(3));
31
        bit3 : full adder PORT MAP (a(3),b(3),c(3),s(3),c(4));
32
        bit4: full adder PORT MAP (a(4),b(4),c(4),s(4),c(5));
33
        bit5 : full adder PORT MAP (a(5),b(5),c(5),s(5),c(6));
34
        bit6 : full adder PORT MAP (a(6),b(6),c(6),s(6),c(7));
35
        bit7 : full adder PORT MAP (a(7),b(7),c(7),s(7),c_out);
36
   END model;
```


## full\_Adder:


```
-- Engineer: Mohammad Niknam
     -- Project Name: vending machine processor
    -- Module Name: full adder
    LIBRARY ieee;
    USE ieee.std logic 1164.all;
    use IEEE.NUMERIC STD.ALL;
7
    ENTITY full adder IS
8
9
     PORT (
10
        a : IN STD LOGIC;
11
        b : IN STD LOGIC;
12
        c in : IN STD LOGIC;
13
        sum : OUT STD LOGIC;
14
         c out : OUT STD LOGIC);
15
    END full adder;
16
    ARCHITECTURE model OF full adder IS
17
18
     sum <= a XOR b XOR c in;
19
20
     c out <= (a AND b) OR (c in AND (a XOR b));
21
    END model;
22
```

### **Comparator8:**

```
-- Engineer: Mohammad Niknam
     -- Project Name: vending machine processor
3
     -- Module Name: comparator8- structural
     library ieee;
5
     use ieee.std logic 1164.all;
    use IEEE.NUMERIC_STD.ALL;
7
8
     entity comparator8 is
9
        port(
10
             a : in std logic vector(7 downto 0);
             b : in std logic vector (7 downto 0);
11
12
             g out : out std logic;
13
             e out : out std logic;
14
             l out : out std_logic);
15
     end comparator8;
16
17
     architecture structural of comparator8 is
18
         signal g : std logic vector(7 downto 0);
19
         signal e : std logic vector(7 downto 0);
20
         signal 1 : std logic vector(7 downto 0);
21
22
         component comparator 1bit
23
        port(
24
             a : in std logic;
25
             b : in std_logic;
             g : out std_logic;
26
27
             e : out std_logic;
             l : out std_logic);
28
29
         end component;
30
31
         component comparator CO --comparator consider order
32
         port(
33
             g old : in std logic;
             e_old : in std logic;
34
             l old : in std logic;
35
             a: in std logic;
36
37
            b : in std logic;
38
             g : out std logic;
             e : out std logic;
39
40
             1 : out std logic);
41
         end component;
43
44
         bit7 : comparator 1bit port map (a(7), b(7), g(6), e(6), 1(6));
45
         bit6 : comparator_CO port map (g(6), e(6), 1(6), a(6), b(6), g(5), e(5), 1(5));
46
        bit5 : comparator_CO port map (g(5), e(5), 1(5), a(5), b(5), g(4), e(4), 1(4));
47
        bit4 : comparator_CO port map (g(4), e(4), 1(4), a(4), b(4), g(3), e(3), 1(3));
        bit3 : comparator_CO port map (g(3), e(3), 1(3), a(3), b(3), g(2), e(2), 1(2));
48
49
        bit2 : comparator_CO port map (g(2), e(2), 1(2), a(2), b(2), g(1), e(1), 1(1));
50
        bit1 : comparator_CO port map (g(1), e(1), 1(1), a(1), b(1), g(0), e(0), 1(0));
51
        bit0 : comparator_CO port map (g(0), e(0), 1(0), a(0), b(0), g_out, e_out, l_out);
52
53
     end structural;
```

# **Comparator8 Synthesize & RTL Schematic:**





## Comparator C comparator\_consider\_order

```
-- Engineer: Mohammad Niknam
    -- Project Name: vending machine processor
    -- Module Name: comparator CO: comparator consider order - structural
    library ieee;
    use ieee.std logic 1164.all;
    use IEEE.NUMERIC_STD.ALL;
8
   entity comparator CO is --comparator consider order
9
      port(
10
             g_old : in std_logic;
11
             e_old : in std_logic;
12
            l old : in std logic;
            a : in std_logic;
13
14
            b : in std_logic;
15
            g : out std_logic;
            e : out std_logic;
17
            1 : out std logic);
18 end comparator CO;
19
20
    architecture structural of comparator CO is
21
   begin
22
        g <= (a and (not b) and e old) or g old;
23
        e <= (a xnor b) and e old;
24
        1 <= ((not a) and b and e old) or 1 old;</pre>
25
   end structural ;
26
```

## **Comparator**

```
-- Engineer: Mohammad Niknam
    -- Project Name: vending machine processor
    -- Module Name: comparator 1bit- structural
   library ieee;
   use ieee.std logic 1164.all;
   use IEEE.NUMERIC STD.ALL;
7
8
   entity comparator_1bit is
9
        port(
             a : in std_logic;
10
             b : in std_logic;
11
             g : out std_logic;
12
             e : out std_logic;
l : out std_logic);
13
   end comparator 1bit;
15
    architecture structural of comparator 1bit is
17
18
    begin
19
         g <= (a and (not b));
         e <= (a xnor b);
20
         1 <= ((not a) and b);</pre>
21
22
   end structural;
23
```

#### subtractor8

```
-- Engineer: Mohammad Niknam
     -- Project Name: vending machine processor
3
    -- Module Name: subtractor8 - structural
4
     library ieee;
5
     USE ieee.std logic 1164.all;
    use IEEE.NUMERIC STD.ALL;
6
7
8
    entity subtractor8 is
9
       port(
10
             a : in std_logic_vector(7 downto 0);
             b : in std_logic_vector(7 downto 0);
result : out std_logic_vector(7 downto 0)
11
12
13
             );
14
    end subtractor8;
15
16
     architecture structural of subtractor8 is
17
    component adder8 IS
18
       port(
19
         a : in std logic vector(7 downto 0);
         b : in std logic vector(7 downto 0);
20
21
        c in: in std logic;
22
        s: out std_logic_vector(7 downto 0);
23
         c out: out std logic
24
         );
25
     end component;
26
27
    signal c in : std logic;
28
     signal c out : std logic;
29
    signal not_b : std_logic_vector(7 downto 0);
30
31
   begin
32
         not b <= (not b);
33
         c in <= '1';
34
         subtractor: adder8 port map (a, not b, c in, result, c out);
35
   end structural;
36
```

### mux21

```
1
    -- Engineer: Mohammad Niknam
    -- Project Name: vending machine processor
    -- Module Name: mux21
    library ieee;
    USE ieee.std logic 1164.all;
5
    use IEEE.NUMERIC STD.ALL;
7
8 entity mux21 is
9
       port(
10
            A : in std logic vector(7 downto 0);
11
            B : in std_logic_vector(7 downto 0);
12
            s : in std logic;
13
            output : out std logic vector (7 downto 0)
14
            );
15
   end mux21;
16
17
    architecture model of mux21 is
18
   begin
19
        output <= A when (s = '0') else
20
                     B when (s = '1');
21
   end model;
```

## Reference:

 $https://github.com/MohammadNiknam17/vending\_machine\_processor$