



* MOSFET: N-channel or P-channel

- subcategory: enhancement or depletion (simplified to single letter)
→ NMOS: E-NMOS & D-NMOS | PMOS: E-PMOS & D-PMOS
- depletion type (D-NMOSFET) is normally on, whereas enhancement mode (E-NMOSFET) is normally off
- depletion type has a built-in channel whereas enhancement type must create it
- the V_{GS} required to create the channel is called the threshold voltage (V_T) and is positive for E-NMOS and negative for D-NMOS.




- for D-NMOS, the required V_{GS} to deplete the channel is the threshold voltage (V_T) and is negative

- an oxide separates the gate from the β -substrate (which separates the source and drain). The thickness of this oxide layer is (t_{ox}).




* symbols for enhancement type NMOSFET, and corresponding symbols for depletion type

enhancement type:



depletion type



either ① or ② will be consistently used.

* three modes of operation of the NMOS:

1- cutoff:

$$V_{GS} < V_{TN} \quad , \quad I_D = 0$$

for enhancement: $V_{GS} > 0$

2- saturation:

$$V_{GS} > V_{TN}$$

V_{TN} : threshold voltage

$$V_{DS} > V_{GS} - V_{TN}$$

k_n : channel conduction parameter, $k_n = \frac{W}{L} \cdot \frac{\mu_n C_{ox}}{2}$

$$I_D = k_n (V_{GS} - V_{TN})^2$$

$W \& L$: channel length and width / C_{ox} : capacitance of oxide per unit area

3- Ohmic (linear):

$$V_{GS} > V_{TN}$$

$$V_{DS} < V_{GS} - V_{TN}$$

The minimum parameters of MOSFET are V_T & k_n

$$I_D = k_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

R_D is the pulling network

* NMOS inverter with resistive load:

$$V_{GS} = V_{in} \quad \wedge \quad V_o = V_{DD} - I_D \cdot R_D$$

+ if $V_{GS} < V_{TN}$: $I_D = 0 \quad \wedge \quad V_o = V_{DD} = 5V$

+ if $V_{in} > V_{TN}$:

- assume sat then check assumption:

$$I_D = k_n (V_{in} - V_{TN})^2$$

$$V_o = V_{DS} = V_{DD} - [k_n (V_{in} - V_{TN})^2] \cdot R_D > V_{in} - V_{TN} \text{ (for sat)}$$

$$\Rightarrow V_o = V_{DS} = 5 - (V_{in} - 1)^2 > V_{in} - 1$$


solving $V_{DD} - k_n R_D [V_{GS} - V_{TN}]^2 = V_{GS} - V_{TN}$

for $V_{GS} = V_{in} = V_S$

\Rightarrow

$$V_S = V_{TN} - \frac{1}{2k_n R_D} + \sqrt{\left(\frac{1}{2k_n R_D}\right)^2 + \frac{V_{DD}}{k_n R_D}}$$

$$\Rightarrow V_S = 2.79V$$



$$V_{TN} = 1V, \quad k_n = 100 \mu A/V^2$$

$$R_D \cdot k_n = 1V$$

- assume linear:


$$I_D = k_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

$$\rightarrow V_O = V_{DD} - R_D k_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

$$\therefore V_O = 5 - [2(V_{GS} - 1)V_{DS} - V_{DS}^2]$$

- point A: $V_{in} = V_{TN}$ and transistor leaves cutoff. (output voltage is high)

- point B: $\frac{dV_O}{dV_{in}} = -1$ (gain), here the input voltage is maximum low (any voltage level below is low)



- point C: The device leaves sat and enters linear mode

- point D: $\frac{dV_O}{dV_{in}} = -1$, Voltages larger than V_{in} at this point will be high

- point E: the output at this point is low, $V_{input} = V_{DD} = V_{OH}$
+ to calculate input voltage low (V_{IL}):

$$\frac{dV_O}{dV_{in}} = -1 = -2R_D k_n (V_{in} - V_T)$$

$$\rightarrow V_{in} = \frac{1}{2R_D k_n} + V_{TN}$$

$$V_O = V_{DD} - \frac{1}{4R_D k_n}$$

+ to calculate input voltage high (V_{IH}):

$$V_O \text{ at } D: V_O = \sqrt{\frac{V_{DD}}{3R_D k_n}}$$

$$\rightarrow V_{IH} = \frac{2}{3} \sqrt{V_{DD} \cdot R_D k_n} + V_{TN} \cdot R_D k_n - \frac{1}{2}$$

+ to calculate output voltage low (V_{OL}):

$$V_{OL} = \left[(V_{DD} - V_{TN}) + \frac{1}{2R_D k_n} \right] \pm \sqrt{\left[(V_{DD} - V_{TN}) + \frac{1}{2R_D k_n} \right]^2 - \frac{V_{TN}}{2R_D k_n}}$$

∴ for a resistive load inverter:

$$V_{OH} = V_{DD}$$

$$V_{IL} = V_{TN} + \frac{1}{2 R_D k_n}$$

$$V_{IH} = V_{TN} + 2 \sqrt{\frac{V_{DD}}{3 R_D k_n} - \frac{1}{2 R_D k_n}}$$

$$V_{OL} = \left[V_{DD} - V_{TN} + \frac{1}{2 R_D k_n} \right] \pm \sqrt{\left[V_{DD} - V_{TN} + \frac{1}{2 R_D k_n} \right]^2 - \frac{V_{DD}}{R_D k_n}}$$

- the sharpness of the transition region increases with increasing R_D (as $R_D \cdot k_n$ increases)

- the minimum output voltage (the logic zero level) for which input decreases with increasing R_D .

(V_{OL} decreases as $R_D \cdot k_n$ increases)

- hence the inverter approaches ideal as R_D increases.

(Limit $R_D \cdot k_n \rightarrow \infty$)

- power dissipation: $P_d = \frac{V_{DD}}{2} [I_D(V_{in}=V_{OL}) + I_D(V_{in}=V_{OH})]$

for inverter with resistive load: $P_d = \left[\frac{V_{DD}}{2} \right] \cdot \left[\frac{V_{DD} - V_{OL}}{R_D} \right]$

* Steps to solving:

1- check V_{GS} , if $V_{GS} > V_T$ then transition, else off

2- check V_{GS} . if $V_{GS} > V_{GS} - V_T$, then saturated

else if $V_{GS} < V_{GS} - V_T$, then linear active

3- if V_{GS} can't be checked first, assume sat then check if assumption is correct.

design example: $\mu_n = 150 \mu A/V^2$, $V_{TN} = 0.5V$

a) R_D for $V_o = 0.1V$ when $V_i = 3V$

∴ linear $\rightarrow V_o = V_{DD} - R_D \cdot \mu_n [2(3 - 0.5) \cdot 0.1 - 0.1^2]$

$\rightarrow 0.1 = 3 - R_D \cdot 150 \mu [0.49] \rightarrow R_D = \frac{2.9}{7.35 \times 10^{-5}} = 39.5 \Omega$

b) transition point: $V_o = V_s - V_{TN}$ sat

$\rightarrow V_{DD} - 39.5 \Omega \cdot 150 \mu [V_s - 0.5]^2 = V_s - 0.5$


define: $x = V_s - \frac{1}{2} \rightarrow 39.5 \Omega \cdot 150 \mu \cdot x^2 + x - V_{DD} = 0$

$\rightarrow x = 0.63217$ or -0.8009

$\rightarrow V_s = 1.13217 V$

* NMOS MRA with resistive load:

- transistors do not saturate



| A | B | V_o | M_1 | M_2 | V_o logic | Equation |
|---|---|-----------|--------|--------|-------------|-----------------------------|
| 0 | 0 | V_{DD} | off | off | 1 | $V_o = V_{DD} - I_{D1} R_D$ |
| 0 | 1 | V_{DS1} | off | linear | 0 | $V_o = V_{DS1} = V_{GS1}$ |
| 1 | 0 | V_{DS2} | linear | off | 0 | |
| 1 | 1 | V_{DS1} | linear | linear | 0 | |


∴ $I_{D1} = \mu_{n1} V_{GS1} [2(V_{GS1} - V_{TN}) - V_{DS1}]$ & $I_{RD} = \frac{V_{DD} - V_o}{R_D} = I_{D1} + I_{D2}$

for $A=B$, $I_{D1} = I_{D2} \rightarrow I_{RD} = m \cdot I_{D1}$, m : number of transistors (total)
(here $m=2$)

$\rightarrow \frac{V_{DD} - V_o}{R_D} = m \mu_n V_o [2(A - V_{TN}) - V_o]$, A : Voltage input at A

* NMOS NAND with resistive load:

| A | B | V_o (logic) | V_o (V) | M_1 | M_2 |
|---|---|---------------|---------------------|--------|--------|
| 0 | 0 | 1 | V_{DD} | off | off |
| 0 | 1 | 1 | V_{DD} | off | linear |
| 1 | 0 | 1 | V_{DD} | linear | off |
| 1 | 1 | 0 | $V_{DS1} + V_{DS2}$ | linear | linear |



$$V_o = V_{DD} - I_{DD} \cdot R_D = V_{DS2} + V_{DS1}$$

$$I_{D1} = \frac{1}{2} \mu_{n1} V_{GS1} [2(V_{GS1} - V_{T1}) - V_{DS1}] \quad \wedge \quad I_{RD} = \frac{V_{DD} - V_o}{R_D} = I_{D1} = I_{D2}$$

$$I_{D2} = \frac{1}{2} \mu_{n2} V_{GS2} [2(V_{GS2} - V_{T2}) - V_{DS2}]$$

$$V_{GS1} = A \quad \wedge \quad V_{GS2} = B - V_{DS1}$$


$$\rightarrow \frac{V_{DD} - (V_{DS1} + V_{DS2})}{R_D} = \frac{1}{2} \mu_{n1} V_{GS1} [2(A - V_{T1}) - V_{DS1}]$$

$$= \frac{1}{2} \mu_{n2} V_{GS2} [2(B - V_{DS1} - V_{T2}) - V_{DS2}]$$

* NMOS inverter with active load

$$V_{GS2} = V_{GS2} \rightarrow V_{GS2} - V_{T2} < V_{DS2}$$

$\rightarrow M_2$ is always saturated regardless of M_1



* Cases:

1- $V_{in} < V_{T1} \rightarrow M_1$ is off $\wedge I_{D1}$ is zero:

$$I_{D1} = I_{D2} = 0 \rightarrow \frac{1}{2} \mu_{n2} (V_{GS2} - V_{T2})^2 = 0 \rightarrow V_{GS2} = V_{T2}$$

$$\therefore V_o = V_{DD} - V_{GS2} = V_{DD} - V_{T2}$$


2- $V_{T1} < V_{in} < V_{T2} \rightarrow M_1$ is sat, V_o : transition voltage from sat to linear

$$I_{D1} = \frac{1}{2} \mu_{n1} (V_{GS1} - V_{T1})^2 = \frac{1}{2} \mu_{n1} (V_{in} - V_{T1})^2$$

$$V_{GS2} = V_{DD} - V_{DS1} = V_{DD} - V_o$$

$$I_{D2} = \frac{1}{2} \mu_{n2} [V_{GS2} - V_{T2}]^2 = \frac{1}{2} \mu_{n2} [V_{DD} - V_o - V_{T2}]^2$$

$$I_{D1} = I_{D2} \rightarrow \mu_{n2} (V_{DD} - V_o - V_{T2})^2 = \mu_{n1} (V_{in} - V_{T1})^2$$



$$\therefore V_o = V_{GS1} - V_{TN2} - \sqrt{\frac{\mu_{n1}}{\mu_{n2}}} \cdot (V_{in} - V_{TH}) \rightarrow V_{G1} = V_{TN1}$$

3- $V_{in} = V_t \rightarrow M_1$ saturated (edge)

$$V_{GS1} = V_{GS1} - V_{TN1} \rightarrow V_{ot} = V_t - V_{TN1} \quad \& \quad I_{D1} = I_{D2}$$

$$\mu_{n1} (V_{GS1} - V_{TN1})^2 = \mu_{n2} (V_{GS2} - V_{TN2})^2$$

$$\rightarrow \mu_{n1} (V_t - V_{TN1})^2 = \mu_{n2} (V_{DD} - V_{ot} - V_{TN2})^2 = \mu_{n2} (V_{DD} - V_t + V_{TN1} - V_{TN2})^2$$

4- $V_{in} > V_t \rightarrow M_1$ in ohmic:

$$I_{D1} = \mu_{n1} V_{DS1} [2(V_{GS1} - V_{TN1}) - V_{DS1}] \quad , \quad V_o = V_{GS1} \quad , \quad V_{GS1} = V_{in}$$

$$\& \quad V_{GS2} = V_{DD} - V_o$$

$$\infty \quad I_{D1} = I_{D2} \quad \& \quad I_{D2} = \mu_{n2} (V_{GS2} - V_{TN2})^2$$

$$\rightarrow \mu_{n1} V_{DS1} [2(V_{GS1} - V_{TN1}) - V_{DS1}] = \mu_{n2} (V_{GS2} - V_{TN2})^2$$

- in this region, V_{TH} can be found by taking the derivative of the above equation: $\frac{dV_o}{dV_{in}} = -1$

- taking the second case and solving for V_t :

$$V_t = \frac{\sqrt{\frac{\mu_{n1}}{\mu_{n2}}} \cdot V_T + V_{DD}}{1 + \sqrt{\mu_{n1}/\mu_{n2}}} \quad , \quad \text{define } \beta_{eq} = \frac{\mu_{n1}}{\mu_{n2}}$$

$$\rightarrow V_t = \frac{\sqrt{\beta_{eq}} \cdot V_T + V_{DD}}{1 + \sqrt{\beta_{eq}}} \quad , \quad \beta_{eq} \text{ should be large}$$

$$\infty \quad \mu_{n1} = \frac{W_1}{L_1} \frac{\mu_n C_{ox}}{2} \quad \& \quad \mu_{n2} = \frac{W_2}{L_2} \frac{\mu_n C_{ox}}{2} \quad , \quad \frac{\mu_n C_{ox}}{2} \text{ is usually constant}$$

$$\therefore \beta_{eq} = \left(\frac{W_1/L_1}{W_2/L_2} \right) \quad , \quad \text{ratio of the aspect ratios of the transistors}$$

$\rightarrow M_1$ should be wide and M_2 narrow

example: $V_T = 1V$, $\mu_{n1} = 10^{-3} A/V^2$, $\mu_{n2} = 0.34 \times 10^{-3} A/V^2$, $V_{DD} = 5V$

1) $V_t = \frac{\sqrt{\beta_{eq}} \cdot V_T + V_{DD}}{1 + \sqrt{\beta_{eq}}} \quad \& \quad \sqrt{\beta_{eq}} = 1.715 \rightarrow V_t = 2.493V$

$$V_{ot} = V_t - V_{TN1} = 1.493V$$

2) for $V_{in} = V_{DD} - V_T = 4V$, ohmic $\rightarrow V_o [2(3) - V_o] = \frac{\mu_{n2}}{\mu_{n1}} (5 - V_o - 1)^2$

$$\rightarrow \frac{\mu_{n1} + \mu_{n2}}{\mu_{n1}} V_o^2 - \frac{6\mu_{n1} + 8\mu_{n2}}{\mu_{n1}} V_o + \frac{\mu_{n2}}{\mu_{n1}} 16 = 0$$

$$\rightarrow V_o = 0.6989V$$

or 0.6989 out of range

- note on previous example: maximum output voltage of the circuit is $V_{DD} - V_T$, hence the high input corresponding to V_{OL} is $V_{in} = V_{DD} - V_T$

* NMOS NOR gate:


A B C V_{out}

0 0 0 1 $V_{DD} - V_T$

0 0 1 0

0 1 0 0

1 1 1 0



$$I_D = \beta_{m1} V_{GS1} [2(V_{GS1} - V_{T1}) - V_{DS}]$$

$$I_D = \beta_{m2} (V_{GS2} - V_{T2})^2, I_D = m I_{D1}$$

$$\therefore \beta_{m2} (V_{GS2} - V_{T2})^2 = m \beta_{m1} V_{GS1} [2(V_{GS1} - V_{T1}) - V_{DS}]$$

- Worst case when $m=1$ (one transistor), hence $V_{OL} < V_T$ always

example: $V_T = 1V$, $\beta_{m1} = 10^{-3} A/V^2$, $\beta_{m2} = 0.34 \times 10^{-3} A/V^2$

$$\rightarrow \beta_{m2} = \frac{10^{-3}}{0.34 \times 10^{-3}} = 2.94$$

1) V_{OL} if $A=B=C=4V$

$$\beta_{m2} (V_{GS2} - V_{T2})^2 = 3 \cdot \beta_{m1} \cdot V_{OL} [2(4-1) - V_{OL}]$$

$$\rightarrow (5 - V_{OL} - 1)^2 = 3 \cdot 2.94 \cdot V_{OL} [6 - V_{OL}]$$

$$\rightarrow 16 - 8V_{OL} + V_{OL}^2 = 8.82 \cdot [6V_{OL} - V_{OL}^2]$$

$$\rightarrow 9.92 \cdot V_{OL}^2 - 60.92 V_{OL} + 16 = 0 \rightarrow V_{OL} = 0.295V$$

2) $m=1 \rightarrow 16 - 8V_{OL} + V_{OL}^2 = 2.94 [6V_{OL} - V_{OL}^2]$

$$\rightarrow 3.94 V_{OL}^2 - 25.64 V_{OL} + 16 = 0 \rightarrow V_{OL} = 0.699V$$

- hence, one resistor gate gives the highest output voltage

* NMOS NAND gate:


- if any input is low then $V_O = V_{DD} - V_T$

- if all inputs high then output: low logic

all transistors will be ohmic, $V_O = V_{DS1} + V_{DS2} + V_{DS3}$

$$V_{GS1} = A = V_{DD} - V_T, V_{GS2} = V_{DD} - V_T - V_{DS1}$$

$$V_{GS3} = V_{DD} - V_T - V_{DS1} - V_{DS2}$$



example: $k_1 = k_2 = k_3 = k = 2 \times 10^{-3} \text{ A/V}^2$, $V_{T1} = V_{T2} = V_{T3} = 1 \text{ V}$

$$I_D = 1 \text{ mA}, V_{DD} = 5 \text{ V}$$

$$1) V_{O1} = V_{DS3} + V_{DS2} + V_{DS1}$$

$$\therefore V_{DS1} = 5 - 1 = 4 \text{ V}$$

$$\text{ohmic} \rightarrow I_D = k \cdot V_{DS1} [2(V_{DS1} - V_T) - V_{DS1}] = 1 \text{ mA}$$

$$\rightarrow 0.5 = 6V_{DS1} - V_{DS1}^2 \rightarrow V_{DS1} = 84.52 \text{ mV}$$

$$\therefore V_D = V_{DD} - V_T \rightarrow V_{DS2} = V_D - V_{DS1} = 3.9155 \text{ V}$$

$$1) I_D = k V_{DS2} [2(V_{DS2} - V_T) - V_{DS2}] \rightarrow V_{DS2}^2 + 5.831 V_{DS2} - 0.5 = 0$$

$$\rightarrow V_{DS2} = 87.05 \text{ mV}$$

$$\therefore V_C = V_{DD} - V_T \rightarrow V_{DS3} = V_C - V_{DS1} - V_{DS2} = 3.8294 \text{ V}$$

$$\rightarrow -V_{DS3}^2 + 5.65686 V_{DS3} - 0.5 = 0 \rightarrow V_{DS3} = 89.81 \text{ mV}$$

$$\therefore V_{O1} = 89.81 + 87.05 + 84.52 = 0.2614 \text{ V}$$


$$2) \therefore \text{load always saturated: } I_D = k_L (V_{GS1} - V_T)^2$$

$$V_{GS1} = V_{DD} - V_T - V_{O1} = 3.739 \text{ V} \rightarrow k_L = 71.55 \mu\text{A/V}^2$$

$V_{GS1} = 0 \rightarrow M_1$ is always on, since gate and source are

$V_{GS1} < V_{GS1} - V_{TL} \rightarrow M_1$ is linear

$V_{GS1} > V_{GS1} - V_{TL} \rightarrow M_1$ is saturated



- since the depletion NMOS has a negative threshold voltage, the device is normally on

① $V_{in} < V_{TD}$, M_2 is off, $I_D = 0$: $V_{OH} = V_{DD}$

- M_1 could be sat or ohmic.

assuming sat:

$$I_D = k_1 (0 - V_T)^2 \neq 0$$


hence not sat \rightarrow linear

$$\therefore I_D = k_1 V_{GS1} [2(V_{GS1} - V_T) - V_{DS1}] = 0 \quad V_{T1} \quad V_{TL} \quad V_{SS} \quad V_{TH} \quad V_{DD}$$

$\rightarrow V_{GS1} = 0$ or $V_{GS1} = -2V_{TL}$, which is larger than $V_{GS1} - V_{TL}$

$$\therefore V_O = V_{DD}$$

hence breaks the condition for sat



② $V_{in} > V_{TD}$, M_2 becomes saturated, M_1 remains linear:

$$k_1 (V_{GS1} - V_{TD})^2 = k_2 V_{GS1} [2(V_{GS1} - V_{TL}) - V_{DS1}]$$

$$\therefore k_1 (V_i - V_{TD})^2 = k_2 (V_{DD} - V_O) [-2V_{TL} - (V_{DD} - V_O)]$$

then find V_{TL}

③ at $V_{in} = V_{SS}$, M_2 will stay in sat, whereas M_1 will enter sat:

$$\text{EOS: } V_{GS1} = V_{GS1} - V_{TL} = V_{SS} - V_{TL} = V_{OS1}$$

$$\therefore k_1 (V_{GS1} - V_{TD})^2 = k_2 (V_{GS1} - V_{TL})^2 \quad \text{and } V_{GS1} = 0, V_{OS1} = V_{SS}$$

$$\therefore V_{SS} = V_{TD} \pm \sqrt{\frac{k_1}{k_2}} \cdot V_{TL}$$

$$\rightarrow V_{OS1}^2 = \frac{k_2}{k_1} \cdot V_{TL}^2$$

| | ① | ② | ③ | ④ |
|-------|---------|--------|-----|--------|
| M_1 | linear | linear | sat | sat |
| M_2 | cut off | linear | sat | linear |

④ $V_{in} > V_{SS}$, M_D is linear, M_L remains saturated

$$\mu_n K_{D1} [2(V_{GS1} - V_{TH}) - V_{DS1}] = \mu_n (V_{GS1} - V_{TH})^2$$

$$\rightarrow \mu_n K_D [2(V_i - V_{TH}) - V_o] = \mu_n (0 - V_{TH})^2$$

then find V_{TH} , & V_{OL} if $V_i = V_{DD}$

- V_o is the output voltage corresponding to an input equal to V_{DD}

- larger $\frac{\mu_n}{\mu_p}$ makes the curve steeper and closer to ideal

example: $V_{TH} = 1V$, $V_{TL} = -1V$, $\mu_n = 1 \times 10^{-3} A/V^2$

$\mu_p = 0.2 \times 10^{-3} A/V^2$, $V_{DD} = 5V$. find V_{GS} , V_{SS} , and V_{OL}

$$\therefore V_{GS} = V_{TH} + \sqrt{\frac{\mu_n}{\mu_p}} \cdot V_{TL} \rightarrow V_{GS} = 0.553V \text{ (or } 1.447V)$$

$0.553 \rightarrow V_{GS1} = V_{in} - V_{TH} \rightarrow \text{negative} \rightarrow M_1 \text{ cutoff}$

$$\therefore V_{GS} = 1.447V$$


$$\therefore V_{SS} = \pm V_{TL} \sqrt{\frac{\mu_n}{\mu_p}} \rightarrow V_{SS} = 0.447V$$

$$\text{for } V_{OL} \text{ (4)} \rightarrow \mu_n K_D [2(V_{DD} - V_{TH}) - V_o] = \mu_n (1 - V_{TH})^2$$

$$\therefore 2V_o \cdot (4) - V_o^2 = 0.2 \rightarrow V_o = 25mV$$

* N-MOS NOR gate:

| A | B | C | V_o |
|---|---|---|-------------|
| 0 | 0 | 0 | 1 V_{DD} |
| 0 | 0 | 1 | 0 V_{GS1} |
| 1 | 1 | 1 | 0 V_{GS1} |



load is sat and others setone $\rightarrow I_L = \mu_n K_L (V_{GS1} - V_{TH})^2$

$I_L = m I_D$, m : number of transistors for input

$M_1 \rightarrow 3$ are linear: $I_D = \mu_n K_{D1} [2(V_{GS1} - V_{TH}) - V_{DS1}]$

$$\therefore m I_D = m \mu_n K_{D1} [2(V_{GS1} - V_{TH}) - V_{DS1}] = \mu_n K_L (V_{GS1} - V_{TH})^2$$

- worst case is when $m=1$ & $V_{OL} < V_{TH}$

example on NMOS NDA

1) $A=B=C=5V \rightarrow m=3$

$$\rightarrow 3 \cdot 10^{-3} \cdot V_0 [2(V_{DD} - V_{T1}) - V_0] = 0.34 \times 10^{-3} (-V_{T1})^2$$

$$\rightarrow 8V_0 - V_0^2 = \frac{19}{150} \rightarrow V_0 = 14.14 \text{ mV}$$

2) if $A=5$ & $B=C=0V \rightarrow m=1$

$$\therefore 8V_0 - V_0^2 = 0.34 \rightarrow V_0 = 42.73 \text{ mV}$$

* NMOS NAND gate:

- any low input gives $I_L = 0$ & $V_0 = V_{DD}$

- if all inputs are high ($A=B=C=V_{DD}$), then all


MOSFETs are in linear mode

$$\rightarrow V_{GS1} = A = V_{DD}$$

$$V_{GS2} = B - V_{DS1} = V_{DD} - V_{DS1}$$

$$V_{GS3} = V_{DD} - V_{DS1} - V_{DS2}$$

$$V_0 = V_{DS1} + V_{DS2} + V_{DS3}$$



example on NMOS NAND:

1) $V_0 = V_{DS1} + V_{DS2} + V_{DS3}$ & $I_D = 1 \text{ mA} = \mu_n C_{ox} \frac{W}{L} (-V_{T1})^2$

$$= 810 \cdot V_{DS1} [2(V_{GS1} - V_{T1}) - V_{DS1}]$$

$$\therefore -V_{DS1}^2 + 2(V_{GS1} - 1) \cdot V_{DS1} - 0.5 = 0$$

$$\rightarrow V_{DS1} = 62.99 \text{ mV}, V_{DS2} = 64.02 \text{ mV}, V_{DS3} = 69.09 \text{ mV}$$

$$\therefore V_0 = 0.1921 \text{ V}$$

2) $\therefore 1 \text{ mA} = I_{DL}$


* CMOS: complementary metal oxide semiconductors

* CMOS inverter: consists of NMOS and PMOS

① $0 < V_{in} < V_{TN}$, M_n off, M_p ohmic:

$$\rightarrow \mu_p K_{DP} [2(V_{SGP} - |V_{TP}|) - V_{SDP}] = 0 \rightarrow V_{SDP} = 0$$

$$\rightarrow V_O = V_{DD}$$



② $V_{TN} < V_{in} < V_{SS}$, M_n sat, M_p ohmic:

$$\rightarrow \mu_n (V_{GSN} - V_{TN})^2 = \mu_p K_{DP} [2(V_{SGP} - |V_{TP}|) - V_{SDP}]$$

$$\therefore \mu_n (V_{in} - V_{TN})^2 = \mu_p (V_{DD} - V_O) [2(V_{DD} - V_{in} - |V_{TP}|) - (V_{DD} - V_O)]$$

tips for using PMOS:

- Replace V_{GS} with V_{SG} and replace V_{DS} with V_{SD} in order to use NMOS equations

③ $V_{in} = V_{SS}$, M_n sat, M_p sat:

$$\rightarrow \mu_n (V_{GSN} - V_{TN})^2 = \mu_p (V_{SGP} - |V_{TP}|)^2$$

$$\therefore \mu_n (V_{in} - V_{TN})^2 = \mu_p (V_{DD} - V_{in} - |V_{TP}|)^2$$

④ $V_{SS} < V_{in} < V_{DD} - V_{TN}$, M_n ohmic and M_p sat:

$$\mu_n V_{GSN} [2(V_{GSN} - V_{TN}) - V_{GSN}] = \mu_p (V_{SGP} - |V_{TP}|)^2$$

$$\therefore \mu_n V_O [2(V_{in} - V_{TN}) - V_O] = \mu_p (V_{DD} - V_{in} - |V_{TP}|)^2$$


- Use $|V_{TP}|$ for the threshold

MODE: $V_{SGP} > |V_{TP}| \rightarrow \text{on}$

$V_{SDP} > V_{SGP} - |V_{TP}| \rightarrow \text{sat}$

⑤ $V_{DD} - V_T < V_{in} < V_{DD}$, M_n is ohmic, M_p is off:

$$\rightarrow \mu_n V_{GSN} [2(V_{GSN} - V_{TN}) - V_{GSN}] = 0 \rightarrow V_{GSN} = 0V = V_O$$



* advantages of CMOS logic:

- low power dissipation
- better packaging design
- high noise immunity

- if $I_{on} = I_{op}$, $\mu_n (V_{GSn} - V_{Tn})^2 = \mu_p (V_{SGP} - |V_{Tp}|)^2$

$$\rightarrow V_{SS} = \frac{V_{Tn} + \sqrt{\frac{\mu_p}{\mu_n}} [V_{DD} - |V_{Tp}|]}{1 + \sqrt{\frac{\mu_p}{\mu_n}}}$$

if $\mu_n = \mu_p$ & $V_{Tn} = |V_{Tp}|$

$$\rightarrow V_{SS} = \frac{V_{DD}}{2}$$

- at V_{SS} , M_n switches from sat to linear:

$$EOS \rightarrow V_{GSn} = V_{GSn} - V_{Tn} = V_{SS} - V_{Tn} = V_{SS1}$$

- at V_{SS} , M_p switches from linear to sat:

$$\rightarrow V_{SDP} = V_{SGP} - |V_{Tp}| = V_{DD} - V_{SS} - |V_{Tp}|$$

$$\& V_{SDP} = V_{DD} - V_o \rightarrow V_{DD} - V_{SS} - |V_{Tp}| = V_{DD} - V_o$$

$$\therefore V_o = V_{SS} + |V_{Tp}| = V_{SS2}$$

example on inverter:

① $\mu_n = \mu_p$ & $V_{Tn} = |V_{Tp}| \rightarrow V_{SS} = \frac{V_{DD}}{2} = 2.5V$


② if $V_{in} = V_{SS} \rightarrow$ both sat

$$I_p = \mu_p (V_{SGP} - |V_{Tp}|)^2 \quad \& \quad V_{SG} = V_{DD} - V_{in}$$

$$\rightarrow I_p = \mu_p (2.5 - 1)^2 \rightarrow I_p = 4.5 \text{ mA}$$


* NOR CMOS:

- two transistors are required for every input
- every input transistor requires a complementary logic transistor
- if one input (at least) is high, then one of the logic transistors (at least) will be off
- if a transistor is in linear but its current is zero then the voltage difference between its drain and source will be zero



§ NAND CMOS:

- if one of the input transistors has a low voltage, it will be cutoff, causing the other transistors' currents to equal zero. Hence the output voltage will be high.



given $C = 50 \text{ fF} = 50 \times 10^{-15} \text{ F}$, $V_{OL} = 0.6 \text{ V}$, $V_{OH} = 5 \text{ V}$

$$V_T = 1 \text{ V}, \mu_n = 100 \text{ mA/V}^2$$

- If the input is low, output should switch to high


$$i = C \frac{dV_O}{dt} = \frac{V_{DD} - V_O}{R_D}$$

- If the input switches from low to high, output should switch

back to low: $I_D = I_{RD} + I_{CS}$, $I_{CS} = -C \frac{dV_O}{dt}$

$$\text{If } V_O > V_T: M \rightarrow \text{sat} \rightarrow I_D = \mu_n [V_{GS} - V_{TN}]^2 = \frac{V_{DD} - V_O}{R_D} - C \frac{dV_O}{dt}$$

$$\text{If } V_O < V_T: M \rightarrow \text{ohmic} \rightarrow I_D = \mu_n R_D [2(V_T - V_O)] = \frac{V_{DD} - V_O}{R_D} - C \frac{dV_O}{dt}$$




* NMOS with saturated ENMOS as load:

input going from high to low:

$$M_2 \text{ sat} \rightarrow I_{D2} = \mu_{n2} (V_{DD} - V_O - V_{TL})^2$$

$$i = C \frac{dV_O}{dt} = \mu_{n2} (4 - V_O)^2$$




* NMOS inverter with DMOS as load: $V_{GS1} = 0$

for $V_O < 3$: $V_{GS1} > V_{GS1} - V_{TL} \rightarrow \text{sat}$

$$\therefore I_D = C \frac{dV_O}{dt} = \mu_{n1} (V_{GS1} - V_{TL})^2 = \mu_{n1} (-V_{TL})^2$$

$$\therefore V_O(t) = V_{OL} + \frac{\mu_{n1}}{C} |V_{TL}|^2 t$$



$$V_{TL} = -2 \text{ V}, V_{TD} = 1 \text{ V}$$

$$\mu_{n1} = 25 \text{ mA/V}^2$$

$$V_{OL} = 0.1 \text{ V}$$

$$V_{OH} = 5 \text{ V}$$

$$\mu_{n2} = 75 \text{ mA/V}^2$$

for high to low input

for $V_O > 3$: $V_{GS1} < -V_{TL} \rightarrow \text{ohmic}$

$$I_D = C \frac{dV_O}{dt} = \mu_{n1} R_D (2(V_{GS1} - V_{TL}) \cdot V_{GS1} - V_{GS1}^2)$$

$$\rightarrow C \frac{dV_O}{dt} = \mu_{n1} R_D (4(V_{DD} - V_O) - (V_{DD} - V_O)^2)$$

- NMOS with DMOS load as input goes from low to high

If $V_O > 4$: M_1 ohmic, M_2 sat $\therefore V_{GS2} > V_{GS2} - V_{TD}$

$$\rightarrow I_D = \mu_{n2} (V_{GS2} - V_{TD})^2 = 1.2 \text{ mA}$$

$$\text{If } V_O > 3 \rightarrow M_1: I_D = \mu_{n1} (4(V_{DD} - V_O) - (V_{DD} - V_O)^2)$$

* for $3 < V_0 < 4$, M_0 & M_1 change

$$M_0: I_D = \frac{1}{2} \mu_n C_{ox} (V_0 - V_{th})^2 = \frac{1}{2} \mu_n C_{ox} (4(V_{DD} - V_0) - (V_{DD} - V_0))^2$$

* for $V_0 < 3$, M_1 is sat & M_0 is linear

- hence, an CMOS driver connected to a CMOS load will pass through three stages (M_1 linear & M_0 sat, both linear, and M_0 sat & M_1 linear) while switching from low input to high input (or high input to low)

* CMOS inverter:

• high to low input:

$$M_0 \text{ sat initially: } I_D = \frac{1}{2} \mu_n C_{ox} (V_{DD} - V_i - V_{th})^2$$

$$\text{for } V_0 < |V_{th}| \quad = \frac{1}{2} \mu_n C_{ox} (V_{DD} - V_{th})^2 = C \frac{dV_0}{dt}$$

$$\therefore V_{DD} - V_0 > V_{DD} - V_i - V_{th} \quad (V_{DD} > V_{DD} - V_{th}) \quad \text{condition for sat}$$

- if $V_0 > |V_{th}| \rightarrow M_0$ goes to channel mode

$$\rightarrow C \frac{dV_0}{dt} = \frac{1}{2} \mu_n C_{ox} (2(V_{DD} - V_{th})(V_{DD} - V_0) - (V_{DD} - V_0)^2)$$

• for low to high input:

- initially M_0 will be sat, M_1 will be cutoff

$$\rightarrow C \frac{dV_0}{dt} = -\frac{1}{2} \mu_n C_{ox} (V_{DD} - V_{th})^2$$

- next the driver will enter linear, whereas M_1 will remain off:

$$C \frac{dV_0}{dt} = -\frac{1}{2} \mu_n C_{ox} (2(V_{DD} - V_{th})V_0 - V_0^2)$$

