

In the name of God


# Digital Electronics

## CA5

Mohammad Yahyapour

# Part 1


1)



The **L-Edit output code** is shown above, indicating the **capacitors**



and the W and L of the transistors.

2)




## Part 2

1)



This flip-flop is constructed using **NAND gates**, which are **zero-sensitive**. When the clock is **0**, the two gates connected to the clock always output **1**, causing the latch connected to the output to form **two NOT gates in series** and hold its internal data. When the clock becomes **1**, if **data = 0**, the lower latch outputs **0** to the front latch, and the upper latch transfers a **1**. If **data = 1**, the upper latch outputs **0**, and the lower latch, once it becomes stable, transfers **1** to the front latch. Based on this behavior, this flip-flop is **positive-edge triggered**.

2)



3)

