

In the name of God

Digital Electronics


CA1

Mohammad Yahyapour

Part 1

In this section, the NMOS transistor was measured under different gate voltages. Using DC analysis, the drain–source voltage was swept from 0 to 1.5 V to obtain the graph shown below. As the gate–source voltage increases, the transistor conducts better because a larger channel is formed, improving conductivity and allowing electrons to move more freely. In the yellow curve, where the gate voltage is 0.4 V, the threshold voltage is not reached and the transistor does not turn on.

Part 2



This section is similar to the previous one, except that a PMOS transistor is used instead of NMOS. Using the *alter* command, different gate voltages were applied so that the curves can be easily compared in a single plot. Using the graphs obtained on the next page, approximate values for the requested parameters and λ were extracted.

$$I_{DS} = \frac{1}{2} k_n \frac{W}{L} (V_{GS} - V_{th})^2 (1 + \lambda V_{DS})$$

$I_{DS} = 10mA, V_{DS} = 1V$

$$\frac{1}{2} k_n \frac{W}{L} = \frac{1}{2} k_n \frac{W}{L} \times 22.2 (10 - V_{th})^2 (1 + \lambda)$$

$\lambda \rightarrow$ مثبت سیستم $\lambda = \frac{2 \times 10^{-4}}{2.0 \times 10^{-6}} = 2.0 \times 10^{-4} A_V$, $\lambda p = 10 \sqrt{2} \times 10^{-4} A_V$

$V_G = 10V \rightarrow V_{DS} \approx V_G - V_{th} \rightarrow V_{th} \approx 1.2V$
نحو ۱.۲V بود

جواب دلخواه $\rightarrow g_{XL}^{-1} = \frac{1}{2} k_n \frac{W}{L} (10)^2 (1 + 2.0 \times 10^{-4}) \rightarrow k_n \approx 8 \times 10^{-4}$

PMOS: $V_{SD} = 10V, I_{DS} = 10mA \rightarrow g_{XL}^{-1} = \frac{1}{2} k_p \frac{W}{L} (10)^2 (1 + 10 \times 10^{-4}) \rightarrow k_p = 2 \times 10^{-4}$

Part 3 - section A




In this section, the circuits for parts a and b are presented.

A key characteristic of these circuits is that they are configured in such a way that all transistors, when turned on, operate in saturation mode. As the drain-source voltage increases—and since the gate voltage is also the same as the drain voltage—the current through these transistors increases according to the saturation equation.

Part 3 – section B

It is assumed that both widths (W) change together and remain equal. From the saturation equations of both transistors, after simplification, it can be seen that the W terms cancel out, resulting in an output voltage approximately equal to half of VDD. Therefore, the plot does not change.



Part 4

Since W has a direct relationship with current, when the current of the PMOS increases, its resistance decreases. Therefore, the PMOS resistance becomes smaller, causing less voltage drop across it and more voltage to appear at Vout, which leads to an increase in the output voltage. Thus, the PMOS width (W) has a direct relationship with the output voltage.

