

LATCHES, FLIPS FLOPS


TIMERS
CHAPTER 7



Sumaiyah Zahid


LATCHES

Memory storage device




SET means that the Q output is HIGH.


RESET means that the Q output is LOW.








(b) Active-LOW input S-R latch




(a) Active-HIGH input S-R latch


S	R	Q	Q'
0	0	No Change	No Change
0	1	0	1
1	0	1	0
1	1	Invalid	Invalid



(a) Active-HIGH input S-R latch




S	R	Q	Q'
0	0	Invalid	Invalid
0	1	1	0
1	0	0	1
1	1	No Change	No Change



(b) Active-LOW input S-R latch

Home Task:

Verify all the cases for Active Low SR Latch.




https://www.youtube.com/watch?v=kt8d
CYWGH4


(b) Active-LOW input \bar{S} - \bar{R} latch

EXAMPLE 7-1

If the \overline{S} and \overline{R} waveforms in Figure 7–5(a) are applied to the inputs of the latch in Figure 7–4(b), determine the waveform that will be observed on the Q output. Assume that Q is initially LOW.



GATED SR LATCH (ACTIVE HIGH)



Ε	S	R	Q	Q
0	0	0	latch	latch
0	0	1	latch	latch
0	1	0	latch	latch
0	1	1	latch	latch
1	0	0	latch	latch
1	0	1	0	1
1	1	0	1	0
1	1	1	0	0

GATED SR LATCH (ACTIVE HIGH)




FIGURE 7-8 A gated S-R latch.

GATED SR LATCH (ACTIVE HIGH)

EXAMPLE 7-2

Determine the Q output waveform if the inputs shown in Figure 7–9(a) are applied to a gated S-R latch that is initially RESET.





FIGURE 7-9

GATED D LATCH



D = HIGH & EN = HIGH, the latch will set.


D = LOW & EN = HIGH, the latch will reset.

Stated another way, the output Q follows the input D when EN is HIGH.

GATED D LATCH


EXAMPLE 7-3

Determine the Q output waveform if the inputs shown in Figure 7–11(a) are applied to a gated D latch, which is initially RESET.




CLOCK

A periodic signal.




In our jargon, a clock cycle = tick-phase (low), followed by a tock-phase (high)


CLOCK




Period = 1 / FrequencyPeriod = $T_{on} + T_{off}$ Duty Cycle = $T_{on} / (T_{on} + T_{off}) * 100$ (On Percentage)



CLOCK







FLIPS FLOPS

Flip-flops are edge-triggered or edge-sensitive devices.


Output changes state only at a specified point (leading or trailing edge) on the triggering input called the clock (CLK).







SR FLIP FLOP

CLK	S	R	Q	Q'
1	X	X	Q(n-1)	Q'(n-1)
1	0	0	Q'(n-1)	Q'(n-1)
↑	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	Invalid






D FLIP FLOP




(a) D = 1 flip-flop SETS on positive clock edge. (If already SET, it remains SET.)



(b) D = 0 flip-flop RESETS on positive clock edge. (If already RESET, it remains RESET.)

D FLIP FLOP


CLK	D	Q	Q'
1	X	Q(n-1)	Q'(n-1)
↑	1	1	0
↑	0	0	1



D FLIP FLOP

EXAMPLE 7-4

Determine the Q and \overline{Q} output waveforms of the flip-flop in Figure 7–15 for the D and CLK inputs in Figure 7–16(a). Assume that the positive edge-triggered flip-flop is initially RESET.




LIMITATIONS OF D AND SR FLIP FLOP

D has only single input.


SR flip flop has an invalid state.







```
Case 1: CLK=0 (Memory)
Case 2: CLK=1, J=1, K=0, Q=1, Q'=0
Case 3: CLK=1, J=0, K=1, Q=0, Q'=1
Case 4: CLK=1, J=1, K=1,
        Q(n)=0, Q'(n)=1, Q(n+1)=1, Q'(n+1)=0
        Q(n)=1, Q'(n)=0, Q(n+1)=0, Q'(n+1)=1
```

CLK	J	K	Q	Q'
↓	X	X	Q(n-1)	Q'(n-1)
↑	0	0	Q'(n-1)	Q'(n-1)
1	0	1	0	1
↑	1	0	1	0
1	1	1	Toggles	Toggles







(a) J = 1, K = 0 flip-flop SETS on positive clock edge. (If already SET, it remains SET.)



(b) J = 0, K = 1 flip-flop RESETS on positive clock edge. (If already RESET, it remains RESET.)



(c) J = 1, K = 1 flip-flop changes state (toggle).



(d) J = 0, K = 0 flip-flop does not change. (If SET, it remains SET; if RESET, it remains RESET.)

TABLE 7-3

Truth table for a positive edge-triggered J-K flip-flop.


Inputs		3	Outputs		
J	\boldsymbol{K}	CLK	Q	$\overline{\mathcal{Q}}$	Comments
0	0	1	Q_0	\overline{Q}_0	No change
0	1	1	0	1	RESET
1	0	†	1	0	SET
1	1	Ì	\overline{Q}_0	Q_0	Toggle

^{↑ =} clock transition LOW to HIGH


 Q_0 = output level prior to clock transition

EXAMPLE 7-5

The waveforms in Figure 7–18(a) are applied to the J, K, and clock inputs as indicated. Determine the Q output, assuming that the flip-flop is initially RESET.




MASTER SLAVE JK FLIP FLOP




Master Slave JK Flip Flop

MASTER SLAVE JK FLIP FLOP




EDGE TRIGGERING

D Flip FLop



(a) A simplified logic diagram for a positive edge-triggered D flip-flop



(b) A type of pulse transition detector

FIGURE 7-19 Edge triggering.

EDGE TRIGGERED - D FLIP FLOP




FIGURE 7–20 Flip-flop making a transition from the RESET state to the SET state on the positive-going edge of the clock pulse.

EDGE TRIGGERED - D FLIP FLOP




FIGURE 7–21 Flip-flop making a transition from the SET state to the RESET state on the positive-going edge of the clock pulse.

EDGE TRIGGERED - JK FLIP FLOP




FIGURE 7–23 A simplified logic diagram for a positive edge-triggered J-K flip-flop.

EDGE TRIGGERED - JK FLIP FLOP




FIGURE 7-24 Transitions illustrating flip-flop operation.

A J-K flip-flop connected for toggle operation is sometimes called a T flip-flop.

SYNCHRONOUS VS ASYNCHRONOUS INPUTS

D and J-K inputs are called synchronous inputs, because the data transferring is synchronised with the clock.

Asynchronous inputs affect the state of the flip-flop independent of the clock.

Preset (PRE) and Clear (CLR)

OR

Direct set (SD) and Direct reset (RD)

SYNCHRONOUS VS ASYNCHRONOUS INPUTS






FIGURE 7–25 Logic symbol for a D flip-flop with active-LOW preset and clear inputs.

FIGURE 7–26 Logic diagram for a basic D flip-flop with active-LOW preset and clear inputs.

SYNCHRONOUS VS ASYNCHRONOUS INPUTS

For the positive edge-triggered D flip-flop with preset and clear inputs in Figure, determine the Q output for the inputs shown in the timing diagram in part (a) if Q is initially LOW.





Parallel Data Storage

This group of four flip-flops is an example of a basic register used for data storage.




FIGURE 7–35 Example of flip-flops used in a basic register for parallel data storage.

Frequency Division

A single flip-flop can be applied as a divide-by-2 device.





FIGURE 7–36 The D flip-flop and J-K flip-flop as a divide-by-2 device. *Q* is one-half t frequency of CLK. Open file F07-36 and verify the operation.

Frequency Division


Further division of a clock frequency can be achieved by using the output of one flip-flop as the clock input to a second flip-flop.




Counters

J-K flip-flops used to generate a binary count sequence (00,01,10,11).

Two repetitions are shown.





HOME TASK

Design a counter which can count from 0 through 15.

Reading Task: 7-3 Flip-Flop Operating Characteristics