Building Gates with Diodesand BJTs

Dr. Bassam Jamil

Introduction

- □ Acknowledgement: Most of the following slides were adopted from Dr. Anas Al-Trabsheh lecture notes.
- Topics
 - Basics of logic gates
 - Diodes and Diode-Resistor Logic
 - BJT
 - Resistor-Transistor Logic (RTL)
 - Transistor-Transistor Logic (TTL)
 - Emitter-Coupled Logic (ECL)

Logic Gates

The objective of digital electronics is to "build/implement logic gates" using basic circuit components.

Recall from digital logic class, the basic logic gates are: inverter, AND, OR, NAND, NOR.

Inverter

Vin	Vout
L	Н
I	L


AND

Vin1	Vin2	Vout
L	L	ш
L	Н	ш
Н	L	ш
Н	Н	Н

OR

Vin1	Vin2	Vout
L	L	L
L	Н	Η
Н	L	Η
Н	Н	Н

The Basics of Digital Gate Implementation



When: $V_1 < V_{1L}$

 $V_0 = V_{OH}$


Usually: $V_{OH} = V_{cc}$



When: $V_I > V_{IH}$

 $V_{o} = V_{oL}$

Usually: $V_{OL} \cong 0V$




Transfer Characteristic

Diodes

- Allows current to pass in one direction
- Piecewise linear model:
 - Cutoff:

• Conducting:
$$I_D = 0$$
 for $V_D < V_{D(on)}$ + $V_D = V_{D(on)}$ for $I_D > 0$



 $V_{D(on)} = 0.7 V$


Diode-Resistor Logic


- Consists only of diodes and resistors
- Performs AND and OR logic functions

1. DRL AND gate

For
$$V_{in(1,2)} > V_{DC} - V_{D(ON)} \Longrightarrow D_{(1,2)}$$
 is "OFF"

$$V_{in(1\&2)}$$
: $High$ "1" \Rightarrow $V_{Out} = V_{DC}$: $High$ "1"






Diode-Resistor Logic


2. DRL OR gate

For
$$V_{in(1,2)} > V_{D(ON)} \Longrightarrow D_{(1,2)}$$
 is "ON"

$$V_{in(1\&2)}: Low"0" \Rightarrow V_{Out} = 0: Low"0"$$

V1	V2	Vo
L	L	Г
L	Н	Н
Н	L	Н
Н	Н	Н






Bipolar Junction Transistor


C NPN


■ MODES of operation

- Cut-off mode:
 - a) $V_{BF} < 0.7 \text{ V}$
 - b) transistor is off
 - c) $I_B = I_C = I_E = 0$
- 2. Forward-active mode:
 - a) $V_{BE} = 0.7 \text{ V}$
 - $\mathbf{b)} \qquad \mathbf{I_E} = \mathbf{I_B} + \mathbf{I_C}$
 - c) $I_C = \beta \times I_B$
- 3. Inverse-active mode
 - a) $V_{RF} = 0.7 \text{ V}$
 - b) (see next slide)
- 4. Saturation mode
 - a) $V_{BE} = 0.8 \text{ V}$
 - b) $V_{CE} = 0.2 \text{ V}$
 - $I_E = I_B + I_C$
 - d) $I_C = \sigma \times \beta \times I_B$




BTJ currents and voltages






Saturation Mode




Forward-Active Mode





Inverse-Active Mode

Resistor Transistor Logic (RTL) Inverter


Voltage-Transfer Characteristics









RTL: NAND and NOR Gates






NOR

Diode-Transistor Logic (DTL)




DTL NAND Gate




If at <u>least one input</u> less than $V_{BE}(FA)$, then Q_1 is off. i.e. $I_{CC}=0$

$$V_{OH} = V_{CC}$$

Transistor-Transistor Logic (TTL) Inverter



DTL vs. TTL



- •The input and level-shifting diodes are replaced by Q_I
- •The Q_I BJT requires less area than the two diodes


TTL NAND Gate

If at <u>least one input</u> is less than $V_{\rm IL}$, then the Q_1 is off. $V_{\rm OH} = V_{\rm CC}$

$$V_{OH} = V_{CC}$$

If <u>all inputs</u> are greater than V_{IH}, then the Q_1 is sat.

$$V_O = V_{CE}(sat)$$



Multiple-emitter BJT requires much less chip area than using individual transistors for each input

Emitter-Coupled Logic (ECL)

Emitter-Coupled Logic (ECL)

The BJTs in ECL circuits do not operate in saturation mode, but either in <u>cut-off</u> or <u>forward-active</u> modes

The ECL circuits are the fastest switching time of commercially digital circuits.

Typical propagation delay times are on the order of 1ns, allowing for clock frequencies up to 1GHz.

However, ECL circuits have the highest power dissipation of all logic families, typically 25mW per gate.

Basic ECL Current Switch


This figure shows an ideal BJT current switch The input is at the base of $Q_{\rm I}$, and $V_{\rm BB}$ is a constant reference voltage The coupled emitters are ideally connected to a constant current

 $V_I < V_{BB} \Longrightarrow Q_I \text{ is OFF} \Longrightarrow V_{INV} \text{ is High}$ $Q_R \text{ is FA} \Longrightarrow V_{NINV} \text{ is Low}$

source I_{FF} .

 $V_I > V_{BB} \Longrightarrow Q_I \text{ is FA} \Longrightarrow V_{INV} \text{ is Low}$

 Q_R is OFF $\Longrightarrow V_{NINV}$ is High



Resistor EC Current Switch

This figure shows an early ECL implementation

$$I_{RE} = \frac{V_E - V_{EE}}{R_E}$$

Outputs are taken at the collectors of $Q_{\rm I}$ and $Q_{\rm R}$.


$$V_{\scriptscriptstyle O,1} = V_{\scriptscriptstyle I\!N\!V} = V_{\scriptscriptstyle C,I} = V_{\scriptscriptstyle C\!C} - I_{\scriptscriptstyle C,I} R_{\scriptscriptstyle C\!I}$$
 and

$$V_{O,2} = V_{NINV} = V_{C,R} = V_{CC} - I_{C,R}R_{CR}$$

$$V_I < V_{BB} \Longrightarrow Q_I \text{ is OFF} \qquad V_{INV} = V_{CC}$$

$$V_{NINV} = V_{CC} - I_{C,R} R_{CR}$$

$$V_I > V_{BB} \Longrightarrow Q_I \text{ is FA} \Longrightarrow V_{INV} = V_{CC} - I_{C,I} R_{CI}$$



ECL NOR/OR Gate

Adding additional input transistors with <u>coupled collectors</u> and <u>coupled</u> emitters to the ECL current switch:

V_{INV} becomes NOR output


V_{NINV} becomes OR output.

For any high-state input, the corresponding transistor is forward-active and then the corresponding collector current flows through $R_{\rm CI}$ and

$$V_{NOR} = V_{INV} = V_{CC} - I_{C,I} R_{CI} \left(Low \right)$$

$$V_{OR} = V_{NINV} = V_{CC} \left(High \right)$$

If all inputs are low, then all the corresponding transistors are cut-off and then



$$V_{NOR} = V_{INV} = V_{CC} \left(High \right) V_{OR} = V_{NINV} = V_{CC} - I_{C,R} R_{CR} \left(Low \right)$$