

Sequential Circuits in Verilog


Verilog Module Structure






D Flip-Flop

```
module D_ff(input clk, input d, output reg q);
always @ (negedge clk)
q <= d; // pronounced "q gets d"
endmodule
```



D Flip-Flop with Asynchronous Reset

```
module D_ff (input clk, input reset, input d, output reg q);
    always @ (negedge clk, posedge reset)
    begin
    if (reset == 1) q <= 0; // when reset
        else q <= d; // when clk
    end
endmodule</pre>
```



D Flip-Flop with Synchronous Reset


```
module D ff (input clk, input reset, input d, output reg q);
always @ (posedge clk)
   begin
      if (reset == 1) q <= 0; // when reset
      else q <= d; // when clk
   end
endmodule
```

D Flip-Flop with Enable and Reset

```
module D_ff (input clk, input reset, input d, input en, output reg q);
    always @ (negedge clk, posedge reset)
    begin
        if (reset == 1) q <= 0; // when reset
        else if (en) q <= d; // when enble and clk
    end
endmodule</pre>
```

T Flip-Flop

```
module T_ff (input clk, input reset, output q);
wire d;
    D_ff dff1 (clk, reset, d, q);
    not n1(d,q);
endmodule
```




Structural Model: 4-bit Counter

```
module ripple_carry_counter (q, clk, reset);
output [3:0] q;
input clk, reset;
      T_ff tff0(q[0], clk, reset);
      T_ff tff1(q[1], q[0], reset);
                                          reset
      T_ff tff2(q[2], q[1], reset);
      T ff tff3(q[3], q[2], reset);
endmodule
```

Finite State Machine


- Each FSM consists of three separate parts:
 - next state logic
 - state register
 - output logic



FSM Verilog Implementation


```
module FSM (q, i, clk, rst);
  input clk,i, rst;
  output q;
  reg q;
  reg [1:0] state, nextstate;

//The parameter descriptions are optional, it makes reading easier
  parameter S0 = 2'b00, S1 = 2'b01,S2 = 2'b10;
```



S2 -> 1


FSM Verilog Implementation: 3-Always Block



```
module fsm (q, i, clk, rst n);
   input i, clk, rst n;
   output q;
   reg [1:0] state, next state;
   parameter s0=2'b00, s1=2'b01, s2=2'b10;
   always @ (posedge clk or negedge rst n)
     if(rst n==0)
       state <= s0;
       state <= next state;
   always @(*) begin
      next state=s0
        case (state)
          s0: begin
             q=0;
             if ( i==1'b1)
               next state= sl;
             else
               next state=s0;
          end
          sl: begin
             q=0;
             if ( i==1'b1)
               next state= s2;
               next state=s0;
          end
          s2: begin
             q=1;
             if ( i==1'b1)
               next state= s2;
               next state=s0;
          end
        end
endmodule // fsm
```

This is the recommended implementation of FSM.

Last always (output) can be coded with assign statement



FSM Verilog Implementation: Single Always Block

end

```
module fsm(q, i, clk, rst);
  input i, clk, rst;
  output q;
  req q;
 reg [1:0] state:
 parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10;
  always @(posedge clk or posedge rst)
    if (rst) begin
      state <= s0; q <= 1'b0;
    end else begin
      case (state)
        s0: if (i == 1'b1) begin
              state <= s1;
                 <= 1'b0;
            end else begin
              state \leq s0;
                  <= 1'b0;
              a
            end
        s1: ..
        s2: ..
      endcase
```

