Verilog: Examples of Basic Components

Dr. Bassam Jamil

Topics

- Combinational Designs
 - Mux/Dec/Encoder
- Sequential Designs
 - FFs/Latches/Counters/Shifters

Parameterized Mux Designs

Parameterization is a good practice for reusable modules

endmodule

Instantiation Syntax mux4#(32) alu_mux (.a (op1), .b (op2), .c (op3), .d (op4), .sel (alu mux sel),

.out (alu mux out)

Parameterized Comparator Design

Mux With Tri-State Output

```
module Mux 4 32 case
                         (mux_out, data_3, data_2, data_1, data_0, select, enable);
      output [31: 0]
                        mux_out;
     input
              [31: 0]
                        data_3, data_2, data_1, data_0;
      input
             [1: 0]
                        select;
     input
                        enable;
              [31: 0]
                        mux int;
      reg
      assign mux_out = enable ? mux_int : 32'bz;
      always @ ( data_3 or data_2 or data_1 or data_0 or select)
       case (select)
        0:
                   mux int = data 0;
        1:
                   mux int = data 1;
        2:
                   mux int = data 2;
        3:
                   mux int = data 3;
        default:
                   mux int = 32'bx;
                                           // May execute in simulation
       endcase
    endmodule
```

Encoder Design (1)

```
module encoder (Code, Data);
 output [2: 0] Code;
                              Data[7:0] ■ / encoder / ■ Code[2:0]
 input [7: 0] Data;
              [2: 0] Code;
 reg
 always @ (Data)
  begin
   if (Data == 8'b00000001) Code = 0; else
   if (Data == 8'b00000010) Code = 1; else
   if (Data == 8'b00000100) Code = 2; else
   if (Data == 8'b00001000) Code = 3; else
   if (Data == 8'b00010000) Code = 4; else
   if (Data == 8'b00100000) Code = 5; else
   if (Data == 8'b01000000) Code = 6; else
   if (Data == 8'b10000000) Code = 7; else Code = 3'bx;
  end
 endmodule
```

Encoder Design (2)

```
module encoder (Code, Data);
             [2: 0] Code;
 output
             [7: 0] Data;
input
                                                          encoder
                                      Data[7:0] ■
                                                                        <del>/ ■</del> Code[2:0]
             [2: 0] Code;
reg
always @ (Data)
 case (Data)
     8'b00000001
                    : Code = 0;
                   : Code = 1;
    8'b00000010
    8'b00000100
                    : Code = 2;
    8'b00001000
                   : Code = 3;
    8'b00010000
                   : Code = 4;
    8'b00100000
                    : Code = 5;
    8'b01000000
                    : Code = 6;
    8'b10000000
                    : Code = 7:
                  : Code = 3'bx;
     default
 endcase
```

endmodule

Priority Encoder Design (1)

```
module priority (Code, valid data, Data);
          [2: 0] Code;
 output
                                                                                      <del>/ ■</del> Code[2:0]
 output
                       valid data;
                                                            Data[7:0] ■ <del>/</del>
                                                                            priority
 input [7: 0] Data;
                                                                                        ■ valid data
                 [2: 0] Code;
 reg
 assign
                 valid data = |Data; // "reduction or" oper.....
 always @ (Data)
  begin
   if (Data[7]) Code = 7; else
   if (Data[6]) Code = 6; else
   if (Data[5]) Code = 5; else
   if (Data[4]) Code = 4; else
   if (Data[3]) Code = 3; else
   if (Data[2]) Code = 2; else
   if (Data[1]) Code = 1; else
   if (Data[0]) Code = 0; else
               Code = 3'bx:
  end
```

endmodule

Priority Encoder Design (2)

```
3
module priority (Code, valid data, Data);
                                                                                         <del>/ ■</del> Code[2:0]
 output
                [2: 0] Code;
                                                              Data[7:0] ■-
                                                                               priority
 output
                      valid data;
                                                                                           - valid data
 input
                [7: 0] Data;
                [2: 0] Code;
 reg
 assign
                valid data = |Data; // "reduction or" operator
 always @ (Data)
 casex (Data)
     8'b1xxxxxxxx
                     : Code = 7;
                     : Code = 6;
     8'b01xxxxxx
     8'b001xxxxx
                     : Code = 5:
     8'b0001xxxx
                     : Code = 4:
     8'b00001xxx
                     : Code = 3:
     8'b000001xx
                     : Code = 2:
                     : Code = 1:
     8'b0000001x
     8'b00000001
                     : Code = 0:
                     : Code = 3'bx:
     default
  endcase
 endmodule
```

Decoder Design (1)


```
module decoder (Data, Code);
module decoder (Data, Code);
                                                                   output
                                                                                [7: 0] Data;
 output
             [7: 0] Data;
                                                                   input [2: 0] Code;
 input
             [2: 0] Code;
                                                                                [7: 0] Data;
                                                                   req
             [7: 0] Data;
 reg
                                                                  always @ (Code)
 always @ (Code)
                                                                   case (Code)
  begin
                                                                           : Data = 8'b00000001;
   if (Code == 0) Data = 8'b00000001; else
                                                                           : Data = 8'b00000010:
   if (Code == 1) Data = 8'b00000010; else
                                                                           : Data = 8'b00000100:
   if (Code == 2) Data = 8'b00000100; else
                                                                           : Data = 8'b00001000;
   if (Code == 3) Data = 8'b00001000; else
                                                                           : Data = 8'b00010000:
   if (Code == 4) Data = 8'b00010000; else
                                                                           : Data = 8'b00100000:
   if (Code == 5) Data = 8'b00100000; else
                                                                           : Data = 8'b01000000:
   if (Code == 6) Data = 8'b01000000; else
                                                                           : Data = 8'b10000000:
   if (Code == 7) Data = 8'b10000000; else
                                                                    default: Data = 8'bx:
                Data = 8'bx:
                                                                   endcase
  end
                                                                  endmodule
  endmodule
```

Design (1)

Design (2)

Seven Segment Display

```
module Seven_Seg_Display (Display, BCD);
 output [6: 0]Display;
         [3: 0]BCD;
 input
         [6: 0]Display;
 reg
 //
                           abc defg
 parameter
             BLANK
                       = 7'b111 1111;
             ZERO
                       = 7'b000 0001;
                                              // h01
 parameter
             ONE
                       = 7'b100 1111;
                                              // h4f
 parameter
             TWO
                       = 7'b001_0010;
                                              // h12
 parameter
             THREE
                       = 7'b000_0110;
                                              // h06
 parameter
             FOUR
                       = 7'b100 1100:
                                             // h4c
 parameter
             FIVE
                       = 7'b010 0100:
                                              // h24
 parameter
             SIX
                       = 7'b010 0000;
                                             // h20
 parameter
             SEVEN
                       = 7'b000 1111;
                                             // h0f
 parameter
             EIGHT
                       = 7'b000 0000;
                                              // h00
 parameter
             NINE
                       = 7'b000 0100;
                                             // h04
 parameter
 always @ (BCD or)
  case (BCD)
    0:
             Display = ZERO;
    1:
             Display = ONE;
    2:
             Display = TWO;
    3:
             Display = THREE;
    4:
             Display = FOUR;
    5:
             Display = FIVE;
    6:
             Display = SIX;
    7:
             Display = SEVEN;
    8:
             Display = EIGHT;
    9:
             Display = NINE;
             Display = BLANK;
    default:
  endcase
endmodule
```




Flip-Flops(1)

```
module FF0 (input clk, input
            output q);
always @( posedge clk )
 begin
    q \le d;
  end
endmodule
module FF (input clk, input d,
           input en, output q);
always @( posedge clk )
 begin
    if (en)
                                                     en
      q \le d;
  end
endmodule
```

Flip-Flops (2)

```
always @( posedge clk )
begin
  if (~resetN)
    Q <= 0;
  else if ( enable )
    Q <= D;
end    synchronous reset</pre>
```



Flip-Flip (3)

```
module asynch_df_behav (q, q_bar, data, set, clk, reset );
input
              data, set, reset, clk;
 output
              q, q_bar;
reg
              q;
 assign q bar = ~q;
 always @ (negedge set or negedge reset or posedge clk)
  begin
   if (reset == 0) q <= 0;
   else if (set == 0) q <= 1;
    else q <= data;
                            // synchronized activity
  end
endmodule
```

Synchronous Set/Reset FF

Asynchronous Set/Reset FF

Latch Design

Transparent latch does not change the output if the enable (or clk) is off

Register Design


```
module register#(parameter WIDTH = 1)
                                              module register2
  input clk,
                                                input clk,
  input [WIDTH-1:0] d,
                                                input [1:0] d,
 input en,
                                                input en,
 output [WIDTH-1:0] q
                                                output [1:0] q
);
                                              );
  always @( posedge clk )
                                               FF ff0 (.clk(clk), .d(d[0]), .en(en),
 begin
                                                       .q(q[0]));
   if (en)
     q \le d;
                                               FF ff1 (.clk(clk), .d(d[1]), .en(en),
  end
                                                       .q(q[1]));
endmodule
                                              endmodule
```

Register with Generate Statement

```
module register#(parameter WIDTH = 1)
  input clk,
  input [WIDTH-1:0] d,
                                 genvars disappear after static
  input en,
                                          elaboration
  output [WIDTH-1:0] q
);
                                   Generated names will have
 genvar i;
                                        regE[i]. prefix
 generate
 for (i =0; i < WIDTH; i >>
   begin: regE
    FF ff(.clk(clk), .d(d[i]), .en(en), .q(q[i]));
   end
 endgenerate
endmodule
```


Register Design: Parallel Load

```
module Par_load_reg4 (Data_out, Data_in, load, clock, reset);
 input
         [3: 0]
                  Data in;
 input
                  load, clock, reset;
 output [3: 0]
                  Data out; // Port size
                  Data_out; // Data type
 reg
 always @ (posedge reset or posedge clock)
  begin
   if (reset == 1'b1) Data out <= 4'b0;
   else if (load == 1'b1) Data_out <= Data_in;
  end
endmodule
```




Register Design: Shift Register

```
module Shift_reg4 (Data_out, Data_in, clock, reset);
 output
                   Data_out;
 input
                   Data_in, clock, reset;
               Data reg;
         [3: 0]
 reg
 assign Data_out = Data_reg[0];
 always @ (negedge reset or posedge clock)
  begin
   if (reset == 1'b0) Data_reg <= 4'b0;
                        Data_reg <= {Data_in, Data_reg[3:1]};
   else
  end
endmodule
```



Barrel Shift Register


```
module barrel shifter (Data out, Data in, load, clock, reset);
 output [7: 0]
                   Data_out;
 input
        [7: 0]
                   Data in;
 input
                   load, clock, reset;
         [7: 0]
                   Data out;
 reg
 always @ (posedge reset or posedge clock)
  begin
   if (reset == 1'b1)
                             Data out <= 8'b0;
   else if (load == 1'b1)
                             Data_out <= Data_in;
   else
                             Data_out <= {Data_out[6: 0], Data_out[7]};
  end
endmodule
```



Universal Shift Register

```
module Universal_Shift_Reg
 (Data_Out, MSB_Out, LSB_Out, Data_In, MSB_In, LSB_In, s1, s0, clk, rst);
 output [3: 0] Data Out;
                                                                    Data In
                   MSB Out, LSB Out;
 output
 input [3: 0]
                   Data_In;
                   MSB In, LSB In;
 input
 input
                   s1, s0, clk, rst;
                                                MSB In -
                                                                                      -LSB In
         [3: 0]
                   Data Out;
 reg
                                                               Universal Shift Reg
 assign MSB_Out = Data_Out[3];
                                               MSB Out ◀
                                                                                      ▶ LSB Out
 assign LSB Out = Data Out[0];
                                                    clk •
 always @ (posedge clk) begin
                                                    rst •
  if (rst) Data_Out <= 0;</pre>
                                                                   Data Out
  else case ({s1, s0})
   0:
         Data Out <= Data Out;
                                                 // Hold
         Data_Out <= {MSB_In, Data_Out[3:1]}; // Serial shift from MSB
         Data_Out <= {Data_Out[2: 0], LSB_In}; // Serial shift from LSB
   3:
         Data Out <= Data In:
                                                 // Parallel Load
  endcase
 end
endmodule
```

Register File



```
module Register File (Data Out 1, Data Out 2, Data in, Read Addr 1, Read Addr 2,
 Write Addr, Write Enable, Clock);
 output [31: 0] Data Out 1, Data Out 2;
 input [31: 0] Data_in;
 input [4: 0]
              Read Addr 1, Read Addr 2, Write Addr;
 input
                  Write Enable, Clock;
                 Reg File [31: 0]; // 32bit x32 word memory declaration
         [31: 0]
 reg
 assign Data Out 1 = Reg File[Read Addr 1];
 assign Data_Out_2 = Reg_File[Read_Addr_2];
 always @ (posedge Clock) begin
  if (Write Enable) Reg_File [Write_Addr] <= Data_in;</pre>
 end
endmodule
```

Up-Down Counter with Parallel Load

```
module up down counter (Count, Data in, load, count up, counter on, clk, reset);
 output
               [2: 0]
                          Count;
 input
                          load, count_up, counter_on, clk, reset,;
 input
                          Data_in;
               [2: 0]
               [2: 0]
                          Count;
 reg
                                                                              Data in
 always @ (posedge reset or posedge clk)
  if (reset == 1'b1) Count = 3'b0; else
                                                                  count up
                                                                             u/d
   if (load == 1'b1) Count = Data_in; else
                                                                    load
                                                                            -Id
     if (counter on == 1'b1) begin
                                                                   reset
                                                                            <del>-l</del>rst
      if (count up == 1'b1) Count = Count +1;
                                                                 counter on ■
                                                                            -cnt
       else Count = Count -1:
```

end

endmodule

clk count

Count

clk

Ring Counter

```
module ring_counter (count, enable, clock, reset);
output [7: 0] count;
input enable, reset, clock;
reg [7: 0] count;

always @ (posedge reset or posedge clock)
if (reset == 1'b1) count <= 8'b0000_0001; else
if (enable == 1'b1) count <= {count[6: 0], count[7]};
// Concatenation operator
endmodule</pre>
```

