

Faculty of Engineering & Technology Electrical & Computer Engineering Department

Advanced digital design

ENCS 3310

Project

Prepared by:

Mohammad Khdour 1212517

Instructor:

Elias Khalil


Section: 1

Data: 20/1/2023

1. Part one:

1.1 ALU


We will design ALU with two 32-bit input for a, and b, 6-bit input for opcode, and one 32-bit output. The opcode that will be used to represent each operation is determined by the last digit of students ID number.



My id is 1212517 and the last digit is 7, so we will use opcodes from the table below.

D no. a + b	Digit of	7
a - b 14 a .8 -a 11 max(a,b) 10 min (a,b) 1 avg(a,b) 13 not a 6 a or b 9 a and b 5	ID no.	
a . 8 -a . 11 max(a,b) . 10 min (a,b) . 1 avg(a,b) . 13 not a . 6 a or b . 9 a and b . 5	a + b	4
-a 11 max(a,b) 10 min (a,b) 1 avg(a,b) 13 not a 6 a or b 9 a and b 5	a – b	14
max(a,b) 10 min (a,b) 1 avg(a,b) 13 not a 6 a or b 9 a and b 5	a	. 8
min (a,b) 1 avg(a,b) 13 not a 6 a or b 9 a and b 5	-a	11
avg(a,b) 13 not a 6 a or b 9 a and b 5	max(a,b)	10
not a 6 a or b 9 a and b 5	min (a,b)	1
a or b 9 a and b 5	avg(a,b)	13
a and b 5	not a	6
a and 0	a or b	9
a xor b 7	a and b	5
	a xor b	7

1.1.1 code & Test



For alu design we use behavioral description, and followed by case statement. Using signed input and output to dial with both number positive and negative. If opcode not exist than result assigned by zero.

Testbench have one output which is res, and three input defined as reg, first one for opcode, and the other for a, and b, after that we use **\$monitor** to display opcode, a, b, and result when one of them change.

1.1.2 Results


- At time zero, the opcode equal 0x04 which make alu do addition operation, between a=6 and b=9 where their sum equal 15 in decimal and (f) in hexadecimal.
- At time 10, opcode equal 0x0a which make alu return the greater number between a=6 and b=9, The result should equal 9.
- At time 50, opcode equal 0x08 which make alu return the absolute value for a, which a equal to (-9), the result should equal 9.

1.2 Register file

We initialize the register by the values given in the table below using values in location 1, that depend on the second digit of last from my id which equal 12125<u>1</u>7.

ID/	1		
Location			
0	0		
1	11662		
2	11562		
3	15330		
4	9594		
5	14746		
6	3288		
7	5932		
8	1978		
9	4912		
10	2380		
11	1926		
12	12726		
13	176		
14	8408		
15	8394		
16	13604		
17	10222		
18	7262		
19	10190		
20	8734		
21	12432		
22	8724		
23	5412		
24	11082		
25	2212		
26	6188		
27	7056		
28	3744		
29	5766		
30	3412		
31	0		

Reg_file module:



1.2.1 Code:

We defined array from 32-bit and its size is 5-bit named memory, it works as a register, that content all the values we initialize, and three 5-bit addresses. Output 1 produces the item within the register file that is address by Address 1, and output 2 produces the item from register file that is address by address 2, and a value is supplied through input and written to the address by Address 3. Address 1, and address 2 for read, address 3 for write to.

Reg_file is synchronous module which make it sensitive for positive edge clock, when positive edge coming and the opcode is valid then the register will work normally, otherwise the register file will ignore its input, and will not update its output.

1.2.2 Testbench: for reg file

```
SV/Verilog Testbench
     //Name: Mohammad Khdour
     //ID:1212517
 4 module testreg;
        reg [4:0] ad1,ad2,ad3;
reg [31:0] in;
 6
                 [31:0] out1,out2;
        reg_file (clk,valied,ad1,ad2,ad3,in,out1,out2);
10
          initial begin
12
             repeat (7)
#10 clk=~clk;
15
               initial begin
$display ("Select
ss3 in out1 o
                                                               address1
                                                                                       address2
    $display ("Select address1 address2
address3 in out1 out2 ");
$monitor ("Time %Od add1=%d add2=%d add3=%d in=%b
out1=%h out2=%h ", $time,ad1,ad2,ad3,in,out1,out2);
valied=1;clk=0; ad1=2;ad2=3;ad3=0;in=15;
#30 ad1=0;ad2=10;ad3=17;
#20 in=255;ad3=2;ad1=17;ad2=0;
    address3
20
21
                    #20 ad1=2; ad2=2;
23
     endmodule
```

This is small testbench to check reg_file is work correctly or not, so we defined all the argument and make two initial block to work parallel in same time, one for clock and the other to assign value for input parameter. We used **\$display** to print the addresses, and **\$monitor** Verilog system task to print both input and output when on of them has changed.

1.2.3 Results

```
Select
               add1
                       add2 add3
                                     in
                                                                           out1
                                                                                          out2
Time
       0
               add1= 2 add2= 3 add3= 0 in=00000000000000000000000001111
                                                                                          out2=xxxxxxxx
               add1= 2 add2= 3 add3= 0 in=00000000000000000000000001111
Time
       10
                                                                           out1=00002d2a
                                                                                          out2=00003be2
              add1= 0 add2=10 add3=17 in=00000000000000000000000001111
Time
       30
                                                                           out1=0000000f
                                                                                          out2=0000094c
Time
       50
               add1=17 add2= 0 add3= 2 in=0000000000000000000000011111111
                                                                           out1=0000000f
                                                                                          out2=0000000f
Time
       70
               add1= 2 add2= 2 add3= 2 in=000000000000000000000011111111
                                                                           out1=000000ff
                                                                                          out2=000000ff
                Simulation Report
```

- At time 0: there is no positive edge clock, so there is no output.
- At time 10: the positive edge has coming, so output1 will have the value exist in address1 in memory location that equal to 2, and output2 will have the value exist in address2 from memory that equal to 3, so the output1 will be equal to 0x2d2a in hexadecimal and 11562 in decimal, and output2 will be equal to 0x3be2 in hexadecimal and 15330 in decimal, after that the input (in) will be written to address3 in memory location, we can say address 0 equal 15.
- At time 30: address1 equal to the address which we assigned to it number 15, so the output1 must equal 15 that locate at memory address zero, and output2 will equal the value in address 10 from memory that equal to 0x094c in hexadecimal.

1.3 Another module

1.3.1 Valid Opcode

We add this part to return one if opcode exist, or zero if opcode does not exist. We use this module for register file to give output for valid opcode, otherwise will not access the memory.

1.3.1.1 Code

```
module valied_opcode (opcode,result);
input [5:0] opcode;
output reg result;

always @(*) begin
    case (opcode)//my id:1212517:last digit is 7
    6'h4: result=1;
    6'h8: result=1;
    6'h8: result=1;
    6'h8: result=1;
    6'h1: result=1;
    6'h1: result=1;
    6'h1: result=1;
    6'h1: result=1;
    6'h1: result=1;
    6'h2: result=1;
    6'h5: result=1;
    6'h5: result=1;
    6'h7: result
```

1.3.2 D-flipflop

We need this part to make delay one cycle for the opcode when entered ALU.

1.3.2.1 Code

```
module d_ff(clk,D,Q);
parameter n=32;
input clk;
input [n-1:0] D;
output reg [n-1:0] Q;
always @(posedge clk)

Q<=D;
endmodule</pre>
```

2. Part two:

2.1 TOP module

In this part we will connect all the modules from part one in one module called mp_top module.

2.2 Code

```
1 //Name:Mohammad Khdour
                                                                            SV/Verilog Design
2 //ID:1212517
3 include "register_file.v"
4 include "ALU.v"
5 include "D_flipflop.v"
6 include "Valied_opcode.v"
8 module mp_top (clk,instruction,result);
    input clk;
9
    input [31:0] instruction;
10
    output reg [31:0] result;
11
    wire valied_op;
12
    wire [5:0] opcode=instruction[5:0],opcode1;//opcode take first 6 bits from
13
  instruction
    wire [4:0] address1 =instruction[10:6];//address1 for read take second 5 bits
  from instruction
     wire [4:0] address2 =instruction[15:11];//address2 for read take third 5 bits
  from instruction
     wire [4:0] address3 =instruction[20:16];//address3 for write take fourth 5 bits
  from instruction
    wire [31:0] in,out1,out2;//in is the result come from alu, out1 and out2 the
17
  output from reg file
18
     valied_opcode check(opcode,valied_op);// check if opcode is valied
19
20
     reg_file (clk,valied_op,address1,address2,address3,result,out1,out2);
21
     d_ff #(6) d1(clk,opcode,opcode1);
23
24
     alu (opcode1,out1,out2,result);
25
27 endmodule
```

To build mp_top module which is the top module we must include all part that we want it. After that we know the top module has two input, and one output. The first input is clock, we need it in asynchronies register file and D-flipflop, and the second input is the instruction which has the addresses for numbers in memory. The output result is the output from ALU which make mathematical or logical operation defined by the opcode between out1, and out2 from register file.

2.3 Testbench

```
1 // Name: Mohammad Khdour
                                                               SV/Verilog Testbench
 2 // ID:1212517
 3 module testmp_top:
 4 reg clk;
    reg [31:0] instruction[0:20];
 5
    reg signed[31:0] t1,t2;//output from register file t1 is a t2 is b
  7 reg signed [31:0] result://the correct result
    wire signed[31:0] res://output from mp_top
 8
    wire valied_op;//check if the opcode is valied or not
 10 int i;//inex for instruction array
 11
     valied_opcode (instruction[i][5:0],valied_op);
 12
    reg_file reg_(clk,valied_op,instruction[i][10:6],instruction[i]
   [15:11], instruction[i][20:16], res,t1,t2);
 14
     mp_top TOP(clk, instruction [i], res);
 15
 16
 17
 19
    initial begin
20
                                                                          SV/Verilog Testbench
      instruction[0]=32'b10110000101000100;//a=399a b=31b6
21
      instruction[1]=32'b100000101001001110;//a=1330 b=6b50
22
       instruction[2]=32'b0011000010001000;//a=ffffa7e0 b=0cd8
       instruction[3]=32'b1110110100011001;//a=3be2
instruction[4]=32'b0000100111001010;//a=1e49
24
                                                               b=6b50
25
       instruction[5]=32'b111110110001111000001;//a=20ca
                                                               b=31b6
26
       instruction[6]=32'b1111100111001101;//a=1e49
27
       instruction[7]=32'b1000000101000110;//a=399a
      instruction[8]=32'b110010011101001001;//a=1686 b=257a
29
      instruction[9]=32'b0111100001000101;//a=6b50
                                                      b=20ca
30
       instruction[10]=32'b1010010011010111;//opcode not exist
31
      instruction[11]=32'b1010010011000111;//a=27ce b=221e
32
33
34
    end
35
36 /////// main block
37 initial begin
           $display ("Select
                                   instruction
                                                                result");
38
39
  for (i=0 ; i<12 ; i= i+1 ) begin
    #20 $display("Time %0d in:
$time,instruction [i] ,res,t1,t2);</pre>
40
                                  in=%b
                                               result=%h
                                                                a=%h
                                                                        b=%h",
41
            specific_result (instruction [i],t1,t2,result);
43
           check (res,result);
44
       if (valied_op ==0)
45
        $display ("opcode not exist\n");
46
    end
47
     if(res==result)
48
            $display ("=====>TEST PASS<======");
49
50 end
```

```
SV/Verilog Testbench
                       initial begin
  clk=0;
                                                 (100)
                                     #5 clk =~clk;
  6'h8:begin if ( t1 < 0 ) result = -t1; else result = t1; d = \frac{1}{2}
                                              6'hB:begin result = -t1;
$display ("- %h = %h\n",t1,result);end
                                             6'hA:begin if (t1 > t2 ) result = t1; else result = t2; $display ("%h > %h = %h\n",t1,t2,result);end
                                             6'hl:begin if (t1 < t2 ) result = t1; else res $display ("%h < %h = %h\n",t1,t2,result);end
                                                                                                                       result = t1: else result = t2:
   82
                                              6'hD:begin result = (t1+t2)/2;
$display ("(%h + %h)/2 = %h\n",t1,t2,result);end
  84
 85
                                             6'h6:begin result = ~t1;
                                                    $display ("
                                                                                      \sim%h = %h\n",t1,result);end
 86
                                             6'h9:begin result = t1 | t2;
$display ("%h | %h = %h\n",t1,t2,result);end
  87
  88
                                             $\langle 1 \langle 1 \rangle 1 \rang
  90
  91
 92
                           default: result = 0;
 93
 94
                endtask
  95
  task check;
input [31:0] result1,result2;
 97
 98
 99
                         100
101
         from mp_top not equal to specific result<===== \n");
                              $display ("Time %Od the result from mp_top = %h and the result should be
         =%h",$time,res,result);
103
                                     $stop:
                                                end
104
                endtask
                endmodule
106
```

In test bench we use three initial block first one to defined array of instructions which can make different operation, the second one is the main block, we use this block to bring all instruction one by one every 20ns, the delay put 20ns because the positive edge coming every 10ns, so we need two positive edge to access correctly the instruction, first positive edge to take the output t1, and t2 from register file, and the second one to write the result from alu in register file. And last initial block for clock. We use in main block two important tasks, **specific_result**, and **check**. **Specific_result** task used to write expected value for **mp_top** in argument called **result**, and **check** task used to compare between result from mp_top module and expected result from specific_result, if they are not equal print error massage and test fail massage and stop simulation, otherwise do nothing, we doing this for every instruction until we execute all instruction, and print test pass if there is no error in one of the instructions.

2.4 Results

Select Time 20 0000399a + 000	instruction in=00000000000000010110000101000100 031b6 = 00006b50	result result=00006b50	a=0000399a	b=000031b6
	in=0000000000000010000101001001110 06b50 = ffffa7e0	result=ffffa7e0	a=00001330	b=00006b50
Time 60 ffffa7e0 =	in=000000000000000011000010001000 00005820	result=00005820	a=ffffa7e0	b=00000cd8
Time 80 (00003be2 + 00	in=00000000000001110110100011001101 0000b0)/2 = 00001e49	result=00001e49	a=00003be2	b=000000b0
Time 100 00001e49 > 000	in=00000000000000000000100111001010 06b50 = 00006b50	result=00006b50	a=00001e49	b=00006b50
	in=0000000000111110110001111000001 031b6 = 000020ca	result=000020ca	a=000020ca	b=000031b6
Time 140 (00001e49 + 00	in=0000000000000001111100111001101 0020ca)/2 = 00001f89	result=00001f89	a=00001e49	b=000020ca
Time 160 ~0000399a = f	in=0000000000000000010000101000110 fffc665	result=ffffc665	a=0000399a	b=00003524
Time 180 00001686 000	in=0000000000000110010011101001001 0257a = 000037fe	result=000037fe	a=00001686	b=0000257a
Time 200 00006b50 & 000	in=0000000000000000111100001000101 020ca = 00002040	result=00002040	a=00006b50	b=000020ca
Time 220 opcode not exi	in=000000000000000010101010111 st	result=00000000	a=00006b50	b=000020ca
Time 240 000027ce ^ 000	in=00000000000000001010011000111 0221e = 000005d0	result=000005d0	a=000027ce	b=0000221e
=====>TEST P. V C Time: 500 ns CPU Time:	S Simulation Report	0.0Mb		

For all result and numbers, we use hexadecimal numbers.

A=memory[address1]

b=memory[address2].

- At time 20: first instruction will be executed, this instruction make addition operation between the number in address1 (5) from memory which equal to 399a and the number in address2 (11) from memory which equal to 31b6 and their addition is 6b50, so we store the result in address3 (1) in memory.
- At time 40: the instruction made subtraction operation between the number in address1 (9) and number in address2 (1). The number in address1 (9) equal 1330 from memory, and the second number from address2 (1) which we store in it the result from first instruction which equal 6b50. The subtraction from 1330 and 6b50 equal to ffffa7e0 this number is negative. We sore this result in address3 (2).

- At time 60: the instruction made absolute value for number from address1 (2), this number is the result in previous instruction which equal ffffa7e0, and after we execute the instruction the result equal 5820 in hexadecimal and sore it in address3 (0).
- At time 120: this instruction returns the min value between number from address1 (7) which equal to 20ca and the number from address2 (12) which equal to 31b6. The result should me 20ca because it is less than 31b6 and store it in address3 (31).
- At time 160: the instruction made not operation for number in address1 (5) which equal 399a. the result will be ffffc665 and store it in address3 (16).

• At time 200: the instruction made and logical operation between number in address1 (1) which equal the result from first instruction 6b50 and the number in address2 (15) which equal 20ca. the result should be equal 2040.

0110101101010000

&

0010000001000000

0010000001000000

In hexadecimal equal 2040

• At time 220: this instruction has not had valid opcode so the result will equal zero and a, b the output from register file not changed, and print massage to till us the opcode we entered are not exist.