



**Faculty of Engineering & Technology
Electrical & Computer Engineering Department**

Advanced digital design

ENCS 3310

Project

Prepared by:

Mohammad Khmour

1212517

Instructor:

Elias Khalil


Section: 1

Data: 20/1/2023

1. Part one:

1.1 ALU

We will design ALU with two 32-bit input for a, and b, 6-bit input for opcode, and one 32-bit output. The opcode that will be used to represent each operation is determined by the last digit of students ID number.



My id is 1212517 and the last digit is 7, so we will use opcodes from the table below.

Digit of ID no.	7
a + b	4
a - b	14
a	8
-a	11
max(a,b)	10
min (a,b)	1
avg(a,b)	13
not a	6
a or b	9
a and b	5
a xor b	7

1.1.1 code & Test

testbench.sv

```

2 // ID 1212517
3 module testALU;
4   reg [5:0] op;
5   reg [31:0] Ta, Tb;
6   wire [31:0] res;
7
8   alu (op, Ta, Tb, res);
9   initial begin
10     $display ("Select op      A      B");
11     $monitor("Time %0d    opcode=%h    A=%b    B=%b",
12             result, $time, op, Ta, Tb, res);
13     op=4; Ta=6; Tb=9;
14     #10 op=10;
15     #10 op=6'h0E;
16     #10 op=6'h0E;
17     #10 op=8; Ta=-9;
18   end
19 endmodule

```

design.sv

```

3 module alu (opcode, a, b, result);
4   input [5:0] opcode;
5   input signed [31:0] a,b;
6   output reg signed [31:0] result;
7   always @(*) begin
8     case (opcode)//my id:1212517:last digit is 7
9       6'h4: result = a + b;
10      6'hE: result = a - b;
11      6'h8: if ( a < 0 ) result = -a; else result = a;
12      6'hB: result = -a;
13      6'hA: if (a > b ) result = a; else result = b;
14      6'h1: if (a < b ) result = a; else result = b;
15      6'hD: result = (a+b)/2 ;
16      6'h6: result = ~a;
17      6'h9: result = a | b;
18      6'h5: result = a & b;
19      6'h7: result = a ^ b;
20      default: result = 0;
21    endcase
22  end
23 endmodule

```

Log Share

Select	op	A	B	result
Time 0	opcode=04	A=00000000000000000000000000000000110	B=000000000000000000000000000000001001	result=0000000f
Time 10	opcode=0a	A=000000000000000000000000000000000110	B=0000000000000000000000000000000001001	result=00000009
Time 20	opcode=0d	A=000000000000000000000000000000000110	B=0000000000000000000000000000000001001	result=00000007
Time 30	opcode=07	A=000000000000000000000000000000000110	B=0000000000000000000000000000000001001	result=0000000f
Time 40	opcode=0e	A=000000000000000000000000000000000110	B=0000000000000000000000000000000001001	result=ffffffffd
Time 50	opcode=08	A=111111111111111111111111111111110111	B=0000000000000000000000000000000001001	result=00000009

For alu design we use behavioral description, and followed by case statement. Using signed input and output to deal with both number positive and negative. If opcode not exist than result assigned by zero.

Testbench have one output which is res, and three input defined as reg, first one for opcode, and the other for a, and b, after that we use \$monitor to display opcode, a, b, and result when one of them change.

1.1.2 Results


- At time zero, the opcode equal 0x04 which make alu do addition operation, between a=6 and b=9 where their sum equal 15 in decimal and (f) in hexadecimal.
- At time 10, opcode equal 0x0a which make alu return the greater number between a=6 and b=9, The result should equal 9.
- At time 50, opcode equal 0x08 which make alu return the absolute value for a, which a equal to (-9), the result should equal 9.

1.2 Register file

We initialize the register by the values given in the table below using values in location 1, that depend on the second digit of last from my id which equal 1212517.

ID/ Location	1
0	0
1	11662
2	11562
3	15330
4	9594
5	14746
6	3288
7	5932
8	1978
9	4912
10	2380
11	1926
12	12726
13	176
14	8408
15	8394
16	13604
17	10222
18	7262
19	10190
20	8734
21	12432
22	8724
23	5412
24	11082
25	2212
26	6188
27	7056
28	3744
29	5766
30	3412
31	0

Reg_file module:



1.2.1 Code:

```
1 //Name: Mohammad Khmour
2 //ID :1212517
3 module reg_file
4 (clk, valied_opcode, addr1, addr2, addr3, in, out1, out2);
5   input clk;
6   input valied_opcode;
7   input [4:0] addr1, addr2, addr3;
8   input [31:0] in;
9   output reg [31:0] out1, out2;
10  reg [31:0] memory [0:31];
11
12  initial begin
13    memory [0] = 32'h0000;
14    memory [1] = 32'h2D8E;
15    memory [2] = 32'h2D2A;
16    memory [3] = 32'h38E2;
17    memory [4] = 32'h257A;
18    memory [5] = 32'h399A;
19    memory [6] = 32'h0CD8;
20    memory [7] = 32'h172C;
21    memory [8] = 32'h078A;
22    memory [9] = 32'h1330;
23    memory [10] = 32'h094C;
24    memory [11] = 32'h0786;
25    memory [12] = 32'h31B6;
26    memory [13] = 32'h00B0;
27    memory [14] = 32'h20D8;
28    memory [15] = 32'h20CA;
29    memory [16] = 32'h3524;
30    memory [17] = 32'h27FE;
31    memory [18] = 32'h1C5E;
32    memory [19] = 32'h27CE;
33    memory [20] = 32'h221E;
34    memory [21] = 32'h3090;
35    memory [22] = 32'h2214;
36    memory [23] = 32'h1524;
37    memory [24] = 32'h284A;
38    memory [25] = 32'h08A4;
39    memory [26] = 32'h182C;
40    memory [27] = 32'h1B90;
41    memory [28] = 32'h0EA0;
42    memory [29] = 32'h1686;
43    memory [30] = 32'h0D54;
44    memory [31] = 32'h0000;
45  end
46
47  always @(posedge clk) begin
48    if (valied_opcode==1) begin
49      memory [addr3] = in;
50      out1= memory [addr1];
51      out2= memory [addr2];
52    end
53  end
54 endmodule
```

We defined array from 32-bit and its size is 5-bit named memory, it works as a register, that content all the values we initialize, and three 5-bit addresses. Output 1 produces the item within the register file that is address by Address 1, and output 2 produces the item from register file that is address by address 2, and a value is supplied through input and written to the address by Address 3. Address1, and address2 for read, address3 for write to.

Reg_file is synchronous module which make it sensitive for positive edge clock, when positive edge coming and the opcode is valid then the register will work normally, otherwise the register file will ignore its input, and will not update its output.

1.2.2 Testbench: for reg_file

```

1 //Name: Mohammad Khmour
2 //ID:1212517
3
4 module testreg;
5     reg valied,clk;
6     reg [4:0] ad1,ad2,ad3;
7     reg [31:0] in;
8     wire [31:0] out1,out2;
9
10    reg_file (clk,valied,ad1,ad2,ad3,in,out1,out2);
11
12    initial begin
13        repeat (7)
14            #10 clk=~clk;
15    end
16
17    initial begin
18        $display ("Select      address1      address2
19        address3      in      out1      out2 ");
20        $monitor("Time %0d add1=%d add2=%d add3=%d in=%b
21        out1=%h out2=%h ", $time,ad1,ad2,ad3,in,out1,out2);
22        valied=1;clk=0; ad1=2;ad2=3;ad3=0;in=15;
23        #30 ad1=0;ad2=10;ad3=17;
24        #20 in=255;ad3=2;ad1=17;ad2=0;
25        #20 ad1=2;ad2=2;
26    end
27 endmodule

```

This is small testbench to check reg_file is work correctly or not, so we defined all the argument and make two initial block to work parallel in same time, one for clock and the other to assign value for input parameter. We used **\$display** to print the addresses, and **\$monitor** Verilog system task to print both input and output when on of them has changed.

1.2.3 Results

[illegible]

- At time 0: there is no positive edge clock, so there is no output.
- At time 10: the positive edge has coming, so output1 will have the value exist in address1 in memory location that equal to 2, and output2 will have the value exist in address2 from memory that equal to 3, so the output1 will be equal to 0x2d2a in hexadecimal and 11562 in decimal, and output2 will be equal to 0x3be2 in hexadecimal and 15330 in decimal, after that the input (**in**) will be written to address3 in memory location, we can say address 0 equal 15.
- At time 30: address1 equal to the address which we assigned to it number 15, so the output1 must equal 15 that locate at memory address zero, and output2 will equal the value in address 10 from memory that equal to 0x094c in hexadecimal.

1.3 Another module

1.3.1 Valid Opcode

We add this part to return one if opcode exist, or zero if opcode does not exist. We use this module for register file to give output for valid opcode, otherwise will not access the memory.

1.3.1.1 Code

```
1 module valid_opcode (opcode,result);
2   input [5:0] opcode;
3   output reg result;
4
5   always @(*) begin
6     case (opcode)//my id:1212517:last digit is 7
7       6'h4: result=1;
8       6'hE: result=1;
9       6'h8: result=1;
10      6'hB: result=1;
11      6'hA: result=1;
12      6'h1: result=1;
13      6'hD: result=1;
14      6'h6: result=1;
15      6'h9: result=1;
16      6'h5: result=1;
17      6'h7: result=1;
18      default: result=0;
19    endcase
20  end
21
22 endmodule
```

1.3.2 D-flipflop

We need this part to make delay one cycle for the opcode when entered ALU.

1.3.2.1 Code

```
1 module d_ff(clk,D,Q);
2   parameter n=32;
3   input clk;
4   input [n-1:0] D;
5   output reg [n-1:0] Q;
6   always @(posedge clk)
7
8     Q<=D;
9
10 endmodule
```

2. Part two:

2.1 TOP module

In this part we will connect all the modules from part one in one module called mp_top module.

2.2 Code

```
1 //Name:Mohammad Khdour
2 //ID:1212517
3 `include "register_file.v"
4 `include "ALU.v"
5 `include "D_flipflop.v"
6 `include "Valied_opcode.v"
7
8 module mp_top (clk,instruction,result);
9     input clk;
10    input [31:0] instruction;
11    output reg [31:0] result;
12    wire valied_op;
13    wire [5:0] opcode=instruction[5:0],opcode1;//opcode take first 6 bits from
    instruction
14    wire [4:0] address1 =instruction[10:6];//address1 for read take second 5 bits
    from instruction
15    wire [4:0] address2 =instruction[15:11];//address2 for read take third 5 bits
    from instruction
16    wire [4:0] address3 =instruction[20:16];//address3 for write take fourth 5 bits
    from instruction
17    wire [31:0] in,out1,out2;//in is the result come from alu, out1 and out2 the
    output from reg file
18
19    valied_opcode check(opcode,valied_op);// check if opcode is valied
20
21    reg_file (clk,valied_op,address1,address2,address3,result,out1,out2);
22
23    d_ff #(6) d1(clk,opcode,opcode1);
24
25    alu (opcode1,out1,out2,result);
26
27 endmodule
```

SV/Verilog Design

To build mp_top module which is the top module we must include all part that we want it. After that we know the top module has two input, and one output. The first input is clock, we need it in asynchronies register file and D-flipflop, and the second input is the instruction which has the addresses for numbers in memory. The output result is the output from ALU which make mathematical or logical operation defined by the opcode between out1, and out2 from register file.

2.3 Testbench

```

1 // Name: Mohammad Khmour
2 // ID:1212517
3 module testmp_top;
4     reg clk;
5     reg [31:0] instruction[0:20];
6     reg signed[31:0] t1,t2;//output from register file t1 is a t2 is b
7     reg signed [31:0] result;//the correct result
8     wire signed[31:0] res;//output from mp_top
9     wire valied_op;//check if the opcode is valied or not
10    int i;//inex for instruction array
11
12    valied_opcode (instruction[i][5:0],valied_op);
13    reg_file reg_(clk,valied_op,instruction[i][10:6],instruction[i]
14    [15:11],instruction[i][20:16],res,t1,t2);
15
16    mp_top TOP(clk, instruction [i], res);
17
18    //////////////////////////////////////
19
20    initial begin
21        instruction[0]=32'b10110000101000100;//a=399a      b=31b6
22        instruction[1]=32'b100000101001001110;//a=1330      b=6b50
23        instruction[2]=32'b0011000010001000;//a=fffffa7e0    b=0cd8
24        instruction[3]=32'b1110110100011001101;//a=3be2      b=00b0
25        instruction[4]=32'b0000100111001010;//a=1e49         b=6b50
26        instruction[5]=32'b11110110001111000001;//a=20ca      b=31b6
27        instruction[6]=32'b1111100111001101;//a=1e49         b=20ca
28        instruction[7]=32'b1000000101000110;//a=399a         b=3524
29        instruction[8]=32'b110010011101001001;//a=1686       b=257a
30        instruction[9]=32'b0111100001000101;//a=6b50         b=20ca
31        instruction[10]=32'b1010010011010111;//opcode not exist
32        instruction[11]=32'b1010010011000111;//a=27ce         b=221e
33
34    end
35    ////////////////////////////////////// main block
36    initial begin
37        $display ("Select      instruction      result");
38
39        for (i=0 ; i<12 ; i= i+1 ) begin
40            #20 $display("Time %0d      in=%b      result=%h      a=%h      b=%h",
41            $time,instruction [i] ,res,t1,t2);
42
43            specific_result (instruction [i],t1,t2,result);
44            check (res,result);
45            if (valied_op ==0)
46                $display ("opcode not exist\n");
47        end
48        if(res==result)
49            $display ("=====>TEST PASS<=====");
50    end
51    //////////////////////////////////////

```



```

52     initial begin
53         clk=0;
54         repeat (100)
55             #5 clk =~clk;
56     end
57
58     //////////////////////////////////////
59     task specific_result;
60     input [31:0] instruction;
61     input signed [31:0] t1,t2;
62     output reg [31:0] result;
63     case (instruction [5:0])
64         6'h4:begin result = t1 + t2;
65             $display ("%h + %h = %h\n",t1,t2,result);end
66         6'hE:begin result = t1 - t2;
67             $display ("%h - %h = %h\n",t1,t2,result);end
68         6'h8:begin if ( t1 < 0 ) result = -t1; else result = t1;
69             $display (" |%h| = %h\n",t1,result);end
70         6'hB:begin result = -t1;
71             $display (" - %h = %h\n",t1,result);end
72         6'hA:begin if (t1 > t2 ) result = t1; else result = t2;
73             $display ("%h > %h = %h\n",t1,t2,result);end
74         6'h1:begin if (t1 < t2 ) result = t1; else result = t2;
75             $display ("%h < %h = %h\n",t1,t2,result);end
76         6'hD:begin result = (t1+t2)/2 ;
77             $display (" (%h + %h)/2 = %h\n",t1,t2,result);end
78
79         6'h6:begin result = ~t1;
80             $display (" ~%h = %h\n",t1,result);end
81         6'h9:begin result = t1 | t2;
82             $display ("%h | %h = %h\n",t1,t2,result);end
83         6'h5:begin result = t1 & t2;
84             $display ("%h & %h = %h\n",t1,t2,result);end
85         6'h7:begin result = t1 ^ t2;
86             $display ("%h ^ %h = %h\n",t1,t2,result);end
87         default: result = 0;
88     endcase
89     endtask
90
91     //////////////////////////////////////
92     task check;
93     input [31:0] result1,result2;
94
95     if(res!=result) begin
96         $error("=====>TEST FAIL<===== \n=====>There is an error result
97         from mp_top not equal to specific result<===== \n");
98         $display ("Time %0d the result from mp_top = %h and the result should be
99         =%h", $time,res,result);
100         $stop;
101     end
102     endtask
103 endmodule

```

In test bench we use three initial block first one to defined array of instructions which can make different operation, the second one is the main block, we use this block to bring all instruction one by one every 20ns, the delay put 20ns because the positive edge coming every 10ns, so we need two positive edge to access correctly the instruction, first positive edge to take the output t1, and t2 from register file, and the second one to write the result from alu in register file. And last initial block for clock. We use in main block two important tasks, **specific_result**, and **check**. **Specific_result** task used to write expected value for **mp_top** in argument called **result**, and **check** task used to compare between result from mp_top module and expected result from specific_result, if they are not equal print error message and test fail message and stop simulation, otherwise do nothing, we doing this for every instruction until we execute all instruction, and print test pass if there is no error in one of the instructions.

2.4 Results

```

Select      instruction      result
Time 20      in=0000000000000010110000101000100
0000399a + 000031b6 = 00006b50      result=00006b50      a=0000399a      b=000031b6

Time 40      in=00000000000000100000101001001110
00001330 - 00006b50 = ffffa7e0      result=ffffa7e0      a=00001330      b=00006b50

Time 60      in=0000000000000000011000010001000
|ffffa7e0| = 00005820      result=00005820      a=ffffa7e0      b=00000cd8

Time 80      in=0000000000000011011010001001101
(00003be2 + 00000b0)/2 = 00001e49      result=00001e49      a=00003be2      b=00000b0

Time 100     in=00000000000000000000100111001010
00001e49 > 00006b50 = 00006b50      result=00006b50      a=00001e49      b=00006b50

Time 120     in=00000000000011110110001111000001
000020ca < 000031b6 = 000020ca      result=000020ca      a=000020ca      b=000031b6

Time 140     in=00000000000000000111100111001101
(00001e49 + 000020ca)/2 = 00001f89      result=00001f89      a=00001e49      b=000020ca

Time 160     in=000000000000000001000000101000110
~0000399a = ffffc665      result=ffffc665      a=0000399a      b=00003524

Time 180     in=00000000000000110010011101001001
00001686 | 0000257a = 000037fe      result=000037fe      a=00001686      b=0000257a

Time 200     in=0000000000000000011100001000101
00006b50 & 000020ca = 00002040      result=00002040      a=00006b50      b=000020ca

Time 220     in=00000000000000001010010011010111
opcode not exist      result=00000000      a=00006b50      b=000020ca

Time 240     in=00000000000000001010010011000111
000027ce ^ 0000221e = 000005d0      result=000005d0      a=000027ce      b=0000221e

=====>TEST PASS<=====
V C S   S i m u l a t i o n   R e p o r t
Time: 500 ns
CPU Time:      0.620 seconds;      Data structure size:      0.0Mb

```

For all result and numbers, we use hexadecimal numbers.

A=memory[address1]

b=memory[address2].

- At time 20: first instruction will be executed, this instruction make addition operation between the number in address1 (5) from memory which equal to 399a and the number in address2 (11) from memory which equal to 31b6 and their addition is 6b50, so we store the result in address3 (1) in memory.
- At time 40: the instruction made subtraction operation between the number in address1 (9) and number in address2 (1). The number in address1 (9) equal 1330 from memory, and the second number from address2 (1) which we store in it the result from first instruction which equal 6b50. The subtraction from 1330 and 6b50 equal to ffffa7e0 this number is negative. We sore this result in address3 (2).

- At time 60: the instruction made absolute value for number from address1 (2), this number is the result in previous instruction which equal fffa7e0, and after we execute the instruction the result equal 5820 in hexadecimal and store it in address3 (0).
- At time 120: this instruction returns the min value between number from address1 (7) which equal to 20ca and the number from address2 (12) which equal to 31b6. The result should be 20ca because it is less than 31b6 and store it in address3 (31).
- At time 160: the instruction made not operation for number in address1 (5) which equal 399a. the result will be fffc665 and store it in address3 (16).

$\sim 0000000000000000/0011100110011010 = 1111111111111111/1100011001100101$

In hexadecimal equal fffc665

- At time 200: the instruction made and logical operation between number in address1 (1) which equal the result from first instruction 6b50 and the number in address2 (15) which equal 20ca. the result should be equal 2040.

0110101101010000

&

0010000001000000

0010000001000000

In hexadecimal equal 2040

- At time 220: this instruction has not had valid opcode so the result will equal zero and a, b the output from register file not changed, and print message to tell us the opcode we entered are not exist.