


Digital Systems ENCS234 - Verilog Project

Name: Mohammed Abed Alkareem

ID: 1210708

Instructor: Dr. Bilal Karaki





Digital Systems ENCS234 - Verilog Project

a) Specify the size of the output (O) in bits so the overflow can never occur.

Based on the operations that are represented:


The operation that may requires most extra bits so that overflow does not occur is at C = 001

Because when adding or subtracting two n-bit numbers with same sign may produce a final carry that it has to be stored in an extra bit, and from multiplying the number by two this requires also another extra bit

- \rightarrow So the output has to be n+2 bits
- b) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e., in blocks with their sizes). Note that, you might use some kind of extension (sign- or zero-extension).

For implementing this ALU we need:

- 1. Sign- Or Zero-Extension Module.
- 2. Adder / Subtractor Module.
- 3. Multiplier / Divider Module.
- 4. 8 to 1 Multiplexer Module.
- 5. Nand Module.
- 6. Not Module.
- 7. Nor Module
- 8. Xor Module.




Mohammed AbedAlkareem 1210708




Digital Systems ENCS234 - Verilog Project

- c) Write behavioral Verilog modules for your elements you defined in Part (b). Be noted that the size of every element you define should be parameterized, so that you can vary the design during the testing phase.
 - 1. Sign- Or Zero-Extension Module.



2. Adder / Subtractor Module.




Mohammed AbedAlkareem 1210708




Digital Systems ENCS234 - Verilog Project

3. Multiplier / Divider Module.




4. 8 to 1 Multiplexer Module.






Digital Systems ENCS234 - Verilog Project

5. Nand Module.




6. Not Module.






Digital Systems ENCS234 - Verilog Project

7. Nor Module



8. Xor Module.




6



Digital Systems ENCS234 – Verilog Project

The Block Diagram For the ALU:








Digital Systems ENCS234 – Verilog Project

d) Write a structural Verilog model for your ALU designed in Part (b) using the elements you defined in Part (c).







Digital Systems ENCS234 - Verilog Project


e) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:

The general representation of the student ID is 1C2Y2X2C1Y1X1:

My ID: 1 2 1 0 7 0 8-1 1 c2 y2 x2 c1 y1 x1

Test	X	Y	C	O
1	X1 = 1	Y1 = 0	C1 = 7	(1) XOR (0) = 1
2	X2 = 0	Y2 = 1	C2 = 2	(0/2)+1=1
3	X3 = -X1 = -1	Y3 = -Y1 = 0	C3 = C2 = 2	(-1/0)+0=0


Test 1 Wave Form.






Digital Systems ENCS234 - Verilog Project

Test 2 Wave Form.




Test 3 Wave Form.





Digital Systems ENCS234 – Verilog Project

f) Write a single behavioral Verilog module that models the designed ALU.







Digital Systems ENCS234 - Verilog Project


g) Generate the waveforms of the behavioral ALU defined in Part (f), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:

The general representation of the student ID is 1C2Y2X2C1Y1X1:

My ID: 1 2 1 0 7 0 8-1 1 c2 y2 x2 c1 y1 x1

Test	X	Y	C	O
1	X1 = 1	Y1 = 0	C1 = 7	(1) XOR (0) = 1
2	X2 = 0	Y2 = 1	C2 = 2	(0/2)+1=1
3	X3 = -X1 = -1	Y3 = -Y1 = 0	C3 = C2 = 2	(-1/0)+0=0


Test 1 Wave Form.






Digital Systems ENCS234 - Verilog Project

Test 2 Wave Form.



Test 3 Wave Form.



Mohammed AbedAlkareem 1210708