



First Semester, 2022/2023

Digital Systems ENCS234 – Verilog Project

---

Name: Mohammed Abed Alkareem

ID: 1210708

Instructor: Dr. Bilal Karaki



First Semester (2022-2023)



First Semester, 2022/2023

Digital Systems ENCS234 – Verilog Project

---

a) Specify the size of the output (O) in bits so the overflow can never occur.

Based on the operations that are represented:

The operation that may requires most extra bits so that overflow does not occur is at **C = 001**

Because when adding or subtracting two n-bit numbers with same sign may produce a final carry that it has to be stored in an extra bit, and from multiplying the number by two this requires also another extra bit

➔ **So the output has to be n+2 bits**

b) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e., in blocks with their sizes). Note that, you might use some kind of extension (sign- or zero-extension).


For implementing this ALU we need:

1. Sign- Or Zero-Extension Module.
2. Adder / Subtractor Module.
3. Multiplier / Divider Module.
4. 8 to 1 Multiplexer Module.
5. Nand Module.
6. Not Module.
7. Nor Module
8. Xor Module.

Mohammed AbedAlkareem 1210708

c) Write behavioral Verilog modules for your elements you defined in Part (b). Be noted that the size of every element you define should be parameterized, so that you can vary the design during the testing phase.

## 1. Sign- Or Zero-Extension Module.




```

1 module Extension_1210708 #(parameter n=4) (input signed [n-1:0] X ,
2                                     output reg signed [n+1:0] O);
3
4 //A module that extend the number by 2 bits
5
6 always @(*) begin
7     if (X[n-1]==0) //extend the numbers with 2 zeros if the number is positive
8         O = { 2'b00, X };
9     else //extend the numbers with 2 ones if the number is negative
10        O = { 2'b11, X };
11    end
12 endmodule
13
14

```

## 2. Adder / Subtractor Module.



```

1 module AdderSubtractor_1210708 #(parameter n=4) (input signed [n+1:0] a, b,
2                                     input sel,
3                                     output reg signed [n+1:0] sum);
4
5 //A module that adds or subtract two numbers based on selection
6 always @* begin
7     if (sel==0) //adds the two numbers if the selection is zero
8         sum = a + b;
9     else
10        sum = a - b; //subtract the two numbers if the selection is zero
11    end
12 endmodule
13
14

```



First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

### 3. Multiplier / Divider Module.

```
1 module MultiplierDivider_1210708 #(parameter n = 4) (input signed [n:0] a,  
2 input sel,  
3 output reg signed [n+1:0] result);  
4 //A module that multiply or divide a number by 2 based on selection  
5 always @* begin  
6 if (sel == 0)  
7 result = a / 2; //divide the number by 2 if the selection is zero  
8 else  
9 result = a * 2; //multiply the number by 2 if the selection is zero  
10 end  
11 endmodule  
12  
13
```

### 4. 8 to 1 Multiplexer Module.

```
1 module Mux8To1_1210708 #(parameter n = 4) (input signed [n+1:0] a,  
2 input signed [n+1:0] b,  
3 input signed [n+1:0] c,  
4 input signed [n+1:0] d,  
5 input signed [n+1:0] e,  
6 input signed [n+1:0] f,  
7 input signed [n+1:0] g,  
8 input signed [n+1:0] h,  
9 input signed [2:0] sel,  
10 output reg signed [n+1:0] out);  
11  
12 // a multiplexer that choose which is the output  
13  
14 always @(*) begin  
15 case (sel)  
16 3'b000: out = a;  
17 3'b001: out = b;  
18 3'b010: out = c;  
19 3'b011: out = d;  
20 3'b100: out = e;  
21 3'b101: out = f;  
22 3'b110: out = g;  
23 3'b111: out = h;  
24 endcase  
25 end  
26 endmodule  
27  
28
```


Mohammed AbedAlkareem 1210708




First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

### 5. Nand Module.



### 6. Not Module.



Mohammed AbedAlkareem 1210708


Page 5 | 13




First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

### 7. Nor Module



### 8. Xor Module.




Mohammed AbedAlkareem 1210708

Page 6 | 13



## The Block Diagram For the ALU:






First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

- d) Write a structural Verilog model for your ALU designed in Part (b) using the elements you defined in Part (c).



Mohammed AbedAlkareem 1210708

Page 8 | 13



e) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:


The general representation of the student ID is 1C2Y2X2C1Y1X1:

My ID: 1      2      1      0      7      0      8-1

1      C2      Y2      X2      C1      Y1      X1

Test	X	Y	C	O
1	X1 = 1	Y1 = 0	C1 = 7	(1) XOR (0) = 1
2	X2 = 0	Y2 = 1	C2 = 2	(0/2)+1 = 1
3	X3 = -X1 = -1	Y3 = -Y1 = 0	C3 = C2 = 2	(-1/0)+0 = 0

Test 1 Wave Form.







First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

### Test 2 Wave Form.



### Test 3 Wave Form.



Mohammed AbedAlkareem 1210708



First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

f) Write a single behavioral Verilog module that models the designed ALU.

```
1 module ALU_Beha_1210708 #(parameter n =4) ( input signed [n-1:0] X ,Y,  
2                                           input  [2:0] C,  
3                                           output reg signed [n+1:0] O);  
4  
5  
6 always @(*) begin  
7     case (C) //make a specific operation based on the selection  
8         3'b000: O= (X + Y)/2;  
9         3'b001: O = (X + Y )*2;  
10        3'b010: O = (X/2)+Y;  
11        3'b011: O = X - (Y/2);  
12        3'b100: O = ~(X & Y);  
13        3'b101: O = ~X;  
14        3'b110: O =~(X | Y);  
15        3'b111: O = X ^ Y;  
16    endcase  
17 end  
18  
19 endmodule
```

Mohammed AbedAlkareem 1210708

Page 11 | 13

g) Generate the waveforms of the behavioral ALU defined in Part (f), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:


The general representation of the student ID is 1C2Y2X2C1Y1X1:

My ID: 1      2      1      0      7      0      8-1

1      C2      Y2      X2      C1      Y1      X1

Test	X	Y	C	O
1	X1 = 1	Y1 = 0	C1 = 7	(1) XOR (0) = 1
2	X2 = 0	Y2 = 1	C2 = 2	(0/2)+1 = 1
3	X3 = -X1 = -1	Y3 = -Y1 = 0	C3 = C2 = 2	(-1/0)+0 = 0

Test 1 Wave Form.







First Semester, 2022/2023

## Digital Systems ENCS234 – Verilog Project

### Test 2 Wave Form.



### Test 3 Wave Form.



Mohammed AbedAlkareem 1210708