


Master Clock

Slave Clock



T1

Sync

T2

Delay Req

T3

Delay Resp

T4

