# Periodic Timer Revisited: the Real-time Embedded System Perspective

Giovani Gracioli giovani@lisha.ufsc.br

Antônio Augusto Fröhlich guto@lisha.ufsc.br

Laboratory for Software and Hardware Integration Federal University of Santa Catarina 88040900 Florianópolis, Brazil

## **ABSTRACT**

Common sense dictates that single-shot timer mechanisms are more suitable for real-time applications than periodic ones, specially in what concerns precision and jitter. Nevertheless, real-time embedded systems are inherently periodic, with tasks whose periods are almost always know at designtime. Therefore a carefully designed periodic timer should be able to incorporate much of the advantages of single-shot timers and yet avoid hardware timers reprogramming, an expensive operation for the limited-resource platforms of typical embedded systems.

In this paper, we describe and evaluate two timing mechanisms for embedded systems, one periodic and another single-shot, aiming at comparing them and identifying their strengths and weaknesses. Our experiments have shown that a properly designed periodic timer can usually match, and in some cases even outperform, the single-shot counterpart in terms of precision and interference, thus reestablishing periodic timers as a dependable alternative for real-time embedded systems.

#### **Categories and Subject Descriptors**

D.4.7 [Organization and Design]: Real-time systems and embedded systems

## **General Terms**

Design, Performance

## **Keywords**

Embedded Operating Systems, Time Management

## 1. INTRODUCTION

The notion of time is essential to any real-time embedded system. The system needs to keep track of time flow to schedule tasks and also to provide time services, such as delays and alarms, to applications.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

permission and/or a fee. Copyright 200X ACM X-XXXXX-XX-X/XX/XX ...\$5.00. Historically, operating systems have been implementing time management almost in the same way: a hardware timer is configured to periodically trigger interrupts, thus giving rise to a system time unit called *tick*. Ticks define the minimum perception of time flow within the system and rule every sort of time-driven events. The mechanism is usually implemented with a single hardware timer, whose interrupt handler is overloaded with operations around task scheduling and timed event propagation.

Though well-accepted in the realm of general-purpose systems, time management strategies based on periodic timers face strong criticism from the real-time system community [9]. For instance, in a system with a periodic timer configured to generate 10ms ticks, a 15ms delay request may result, in the worst case, in a waiting time of  $30\,\mathrm{ms}^1$ . In addition to the lack of precision in time services, the periodic timer handler is constantly activated, even if no action needs to be taken, causing overhead and interference for the running tasks. These limitations fostered the mechanism of single-shot timer, with dedicated timers being programmed to fire exactly when an action has to be performed [1, 11, 3].

Nonetheless, despite these unquestionable issues about periodic timers, while performing experiments in the context of a previous paper [4], we realized that single-shot supremacy might be indeed more closely connected to implementation issues than to the concept itself. Some of the aspects that called our attention were:

- Real-time embedded systems are intrinsically periodic. Even simple software architectures, such as cyclic executives, have a period derived from the main loop length. Real-time scheduling in more complex embedded systems is essentially periodic (e.g., Earliest Deadline First, Rate Monotonic, etc).
- Single-shot timers are usually multiplexed on a few physical timers, demanding constant hardware reprogramming, what, in some systems is much slower than software reprogramming.
- Single-shot timers, in practice, do overflow, demanding some sort of periodic fall-back mechanism.

In this way, a carefully designed periodic timer mechanism could, in theory, incorporate much of the advantages of

 $<sup>\</sup>overline{\ }^{1}$ If the request is posted just after a tick is generated, counting will start on the next tick. Moreover, 15 might be rounded up to 20, yielding a total wait of 30ms.

single-shot timers. Indeed, even commercial operating systems now feature improved periodic timers: Windows Vista can adjust the period of the hardware timer according to the system load [7]; Linux delivers a secondary high resolution timing interfaces to applications [10]. Therefore, this paper investigated this hypothesis by comparing the behavior of both time management strategies (i.e., periodic and single-shot) in the same scenario (i.e., hardware platform, operating system, and applications). Our results confirmed that a properly configured and implemented periodic timer may yield high precision and low overhead. Single-shot timers, on the other hand, are usually able to match the precision of periodic timers, and can cause less interference in the system when a periodic timer is not well-configured.

The remainder of this paper is organized as follows: section 2 presents related work; section 3 presents the design and implementation of single-shot and periodic timing mechanisms; section 4 describes the experimental evaluation of proposed mechanisms, along with a comparative analysis; section 5 closes the paper with final considerations and future work.

## 2. RELATED WORK

Tsarfrir et. Al. discuss some issues of periodic time management, as lack of precision, and power consumption [11]. This work proposes a solution based on *Smart Timers*, which have three basic properties: 1) Accurate timing with configurable maximum latency; 2) Reduced management overhead by triggering combined nearby events, and (3) Reduced overhead by avoiding unnecessary periodic events.

Kohout presents a strategy to efficiently support real-time OS, using core components implemented in hardware [5]. The main objective is to reduce the impact caused by the real-time OS in the application. This impact is measured in terms of response time and CPU usage. This work introduces the Real-Time Task Manager (RTM), which is a kind of tasks smart cache memory, implemented as a peripheral on the same processor chip (thus the processor must be in a FPGA). The RTM-core supports time management functions, causing a 10% reduction of CPU time (with 24 tasks).

Aron and Druschel introduced the concept of Soft-Timer, which triggers the time manager in the return of every system call, and not only in the hardware timer events. These results have shown a reduction in the number of context switches, and an increase in the time service precision, since system calls tend to be much more frequent than timer interrupts. Although system calls are widely executed in every system, its rate is not predictable. Therefore this approach cannot guarantee continuous precision, and periodic timer interrupts are used to satisfy minimum operating system requirements.

Goel et Al. combined three different time management approaches (single-shot timer, soft-timer, and periodic timer) to build an efficient, high-resolution, low-overhead mechanism they called *Firm Timer*. The combination allows for a reduction in the number of timer interrupts, thus reducing the overall overhead of periodic timers in the system [3].

In summary, all these works focus on eliminating the side-effects associated to the maintenance of a global system's tick counter. In particular, activation of the timer interrupt handler solely to increment the tick counter is strongly avoided. For this purpose, single-shot mechanisms are proposed. The performance evaluation of such mechanisms,

however, is mostly done in the context of general-purpose systems, disregarding hardware reconfiguration times and the periodic nature of real-time embedded systems.

## 3. DESIGN AND IMPLEMENTATION

The design and implementation of the single-shot timer and periodic timer were carried out in the Embedded Parallel Operating System (EPOS) [2, 6]. EPOS is a multiplatform, component-based, embedded system framework, in which traditional operating system services are implemented through adaptable, platform-independent System Abstractions. Platform-specific support is implemented through Hardware Mediators [8]. Mediators are functionally equivalent to device drivers in UNIX, but do not build a traditional Hardware Abstraction Layer (HAL). Instead, they sustain the interface contract between abstractions and hardware components by means of static metaprogramming techniques, thus "dissolving" mediator code into abstractions at compile-time.

Time is managed in EPOS by the families of components shown in Figure 1. The Clock abstraction is responsible for keeping track of the current time, and is only available on systems that feature a real-time clock device, which is in turn abstracted by a member of the RTC family of mediators. The Chronometer abstraction is used to measure time intervals, through the use of a timestamp counter (TSC) mediator. If a given platform does not feature a hardware timestamp counter, its functionality may be emulated by an ordinary periodic timer.




Figure 1: Epos timing components.

The Alarm abstraction can be used to generate timed events, and also to put a thread to sleep for a certain time. For this purpose, an application instantiates a handler and registers it with an Alarm specifying a time period and the number of times the handler object is to be invoked. Epos allows application processes to handle events at user-level through the Handler family of abstractions depicted in Figure 2. The Handler Function member assigns an ordinary function supplied by the application to handle an event. The Handler\_Thread member assigns a thread to handle an interrupt. Such a thread must have been previously created by the application in the suspended state. It is then resumed at every occurrence of the corresponding event. Finally, the Handler Semaphore assigns a semaphore, previously created by the application and initialized with zero, to an event. The operating system invokes operation  $\mathbf{v}$  on this semaphore at every event occurrence, while the handling thread invokes operation **p** to wait for an event.

Although not in the scope of this work, it is worth to mention that the same mechanisms are used in Epos for real-time thread scheduling.

Figure 3 presents the class diagram of Alarm and Chronometer abstractions for the AVR-8 architecture. The




Figure 2: Epos event handlers.

Alarm abstraction uses two of the hardware timers available in the AVR microcontroller. One of these timers, AT-Mega128\_Timer\_3, is used to control the Alarm request queue. With the system clock configured at 7.2 MHz and a prescale of 1024, this 16-bit timer allows the scheduling of events spanning approximately 9 seconds. The other timer, ATMega128\_Timer\_1, generates periodic interrupts that trigger the system scheduler. These interrupts only occur when the scheduler is active, with a period that corresponds to the system's configured quantum.




Figure 3: Class diagram of Epos abstractions and mediators for the AVR-8 architecture.

Figure 4 illustrates how an application uses time services in the EPOS system. This application reads current system time through a Clock object, measures time intervals with a Chronometer, and registers a periodic Alarm with an associated Handler Function.

The **Timer** class abstracts timing hardware. In a periodic event model, the platform's timer is set with a constant (configurable) frequency. When a new alarm event is registered, its interval is converted to timer ticks, with  $T = \frac{I}{F}$ , where T is the number of ticks, I is the desired interval, and Fis the timer frequency. The event is then inserted into an ordered and relative request queue. Thus, manipulation of this queue affects only its head, because it keeps all values relative to the first element. Due to rounding errors, the number of ticks may not correspond to the exact desired interval. When a timer interrupt is triggered, an interrupt handler, registered by the **Alarm** abstraction, increments the tick counter, thus promoting every alarm in the event queue by a tick. If the event at the head of the queue has no more ticks to count, its handler is released. The corresponding interrupt handler is depicted in the UML sequence diagram of Figure 5.

In this work, we designed and implemented a new event model, based on *single-shot* timers. In a single-shot model,

```
static int iterations = 100;
static Alarm::Microsecond time = 100000;
int main()
    OStream cout:
    Clock clock:
    Chronometer chron:
    // Read current system time
    cout << "Current Time: " << clock.now() << endl;</pre>
    // Create a handler function, and associate it
    // to a periodic time event.
    Handler Function handler(&func);
    Alarm alarm(time, &handler, iterations);
    // Start a chronometer, and put this thread to sleep
    // Afterwards, stop and read the chronometer
    chron start ();
    Alarm: delay(time * (iterations + 1));
    chron stop();
    cout << "Elapsed time: " << chron.read() << endl;</pre>
    return 0;
}
```

Figure 4: Example of time service utilization in Epos.

the platform's timer is programmed based on the interval to the next event. New events are enqueued according to their relative interval order. The **Alarm** interrupt handler promotes every alarm in the event queue with the time elapsed since the last interrupt, and reprograms the timer with the next event's interval. Since in this scheme there are no conversions between intervals and ticks, precision loss is restricted to physical timer resolution.

In order to generate interrupts at a given frequency, hardware timers are usually configured with a frequency prescaler (relative to processor clock), and a comparison register. The hardware timer counts a tick at each clock period, and triggers an interrupt when the ticks counter reaches the value in the comparison register. Valid hardware periods are given by the following equation:

$$\frac{D}{C} \le P \le \frac{D \times (2^r - 1)}{C} \tag{1}$$

where D is the clock prescaler, C is the system's clock frequency, P is the timer's period, and r is the timer's resolution. Thus, when the desired event interval is larger than the timer's hardware resolution, the **Timer** mediator needs to count ticks in software.

In order to allow waiting for a period larger than the hardware timer resolution, without incurring in overhead when this is not necessary, we introduced a MAX\_PERIOD configuration trait to the timer implementation. This trait allows compile-time specialization for either hardware or software based counting, as necessary. When software counting is activated, the Timer mediator handles its own interrupt, in which it increments a tick counter. When this counter is equal to the desired period, a new interrupt is triggered by the software, to be handled by the Alarm abstraction. As




Figure 5: Periodic alarm handler sequence diagram.

was the case with periodic timers, there may be rounding errors introduced by the conversion from period to ticks. Since the interrupt to be handled by the **Alarm** changes according to configuration, the timer informs its IRQ through a class method. The corresponding interrupt handler is depicted in the UML sequence diagram of Figure 6.




Figure 6: Single-shot alarm handler sequence diagram.

#### 4. EXPERIMENTAL EVALUATION

In order to evaluate the proposed time management strategies, we devised some experiments. Our first experiment was targeted at measuring the actual period of events

```
static Chronometer chron;
static Microsecond time_stamps[11];
volatile static int n = 0;

void handler(void) {
    time_stamps[n++] = chron.read();
}

int main() {
    // Register the events
    Handler_Function handler(&handler);
    Alarm alarm(PERIOD, &handler, 11);

    // Wait for all handlers to finish
    while(n<11) {
    // Print intervals
    for(unsigned int i = 0; i < 10; i++)
        cout << time_stamps[i+1] - time_stamps[i] << endl;
}</pre>
```

Figure 7: Periodic alarm application.

Periodic Timer Period (us)					
Target	Measured				
Period	7200 Hz	28800 Hz	115200 Hz		
100	277	173	147		
1.000	1.944	1.214	1.032		
10.000	10.138	10.034	10.008		
100.000	100.138	100.034	100.008		
1.000.000	1 000 138	1 000 034	1.000.016		
10.000.000	10.001.388	10.000.346	10.000.173		

Table 1: Difference between expected and measured periods using periodic timer.

with distinct periods, in different timer clock configurations. Figure 7 presents the application implemented for this test. The main thread creates an alarm event with several iterations, and waits for the completion of all handlers. For each test, the period of each event was configured with a different value, from 100  $\mu s$  to 10 s. Each event handler stores the timestamp of its execution instant. The difference between two consecutive timestamps results in an interval that, ideally, should be equal to the requested event period.

For every period and clock frequency, the periodic timer's frequency, and the single-shot timer's maximum period were configured with *ideal* values. Thus, for example, if the event's period was 1 s, the periodic timer's frequency was set to 1 Hz, and single-shot timer's maximum period was set to 1 s. From this follows that, whenever possible, the periodic timer's behavior was equivalent to that of a single-shot timer: the timer's interrupt is only triggered when there is

Single-Shot Timer Period (us)				
Target	Measured			
Period	7200 Hz	28800 Hz	115200 Hz	
100	268	164	136	
1.000	1.240	1.031	1.031	
10.000	10.128	10.059	10.033	
100.000	100.128	100.059	100.036	
1.000.000	1 000 128	1 000 094	1 152 970	
10.000.000	10.138.457	10.282.728	10.921.704	

Table 2: Difference between expected and measured periods using single-shot timer.

an event to run. Likewise, the single-shot timer's implementation only falls back to software tick counting when strictly necessary (i.e. when the requested event period is larger than the hardware's resolution). Thus, our tests yield the best possible results for each timing strategy.

We executed this experiment in an 8-bit AVR microcontroller, with a 16-bit timer/counter. We configured this timer with three different clock frequencies: 7200 Hz, 28800 Hz, and 115200 Hz. Tables 1 and 2 present the average total period of each event, configured with different clock frequencies, in each timing strategy. It should be noted that, while the single-shot timing strategy usually presents better results than its periodic equivalents, both strategies present considerable errors for short periods when a "slow" (e.g. 7200 Hz) timer clock is used. Furthermore, when the requested period exceeds the maximum hardware period, and the single-shot timer falls back to software tick counting, errors for this strategy increase considerably. Likewise, when using a very "fast" (e.g. 115200 Hz) timer clock, the overhead of reprogramming the single-shot timer may exceed the overhead of counting ticks in periodic timers. Finally, it should be noted that these values represent a best-case scenario for periodic timers, since the timer's period was configured as close to the event's period as possible. Nonetheless, these values represent a typical case for single-shot timers whenever the maximum event period is smaller or equal to the maximum timer hardware period.




Figure 8: Error rates for different periods.

Figure 8 presents error curves (actual period relative to ideal period) for each tested period, in each clock configuration, for each timing strategy. In every case, the error rates decrease as the requested period increases, and as the timer's clock speed increases. With larger periods and faster timer clocks, the overhead and rounding errors of the timing system are minimized. The upwards slope in the single-shot tests represents the moment where the timer's hardware maximum period is exceeded, and the timer falls back on software tick counting.

While a periodic timer may have equivalent or even superior performance than a single-shot timer, its implementation may interfere with other parts of the system. A single-shot timer only generates interrupts when there is an event to be handled, while a periodic timer generates interrupts at a constant rate, regardless of whether there is an event to

Interrupt / Approach	Periodic	Single-Shot
Counting ticks interrupt	14 μs	=
Alarm release interrupt	42 μs	212 μs

Table 3: Time spent in handling the alarm interrupt using periodic and single-shot timers.

Figure 9: PWM led glowing application.

handle or not. Thus, a periodic timer service may interfere with other threads in the system. In order to evaluate this phenomenon, we measured the time spent in handling an alarm event in both approaches using the same AVR platform. At the beginning of the alarm handler, we turned a led on and before leaving the handler we turned it off. We plugged the output of the led to a digital oscilloscope to measure the elapsed time. For this test, an alarm triggered at every 5ms and the timer was configured with a frequency of 1000 Hz and a clock of 125000 Hz. A periodic timer generates four interrupts before the alarm is released, that is, during 4 interrupts it will only count ticks. The single-shot timer only triggers when it is necessary, but it must reprogram the timer after each event. The goal of the experiment is to measure the interference of both approaches in the system as a whole. Obtained values are shown in Table 3. For an interrupt that counts ticks, the periodic timer took 14  $\mu s$ and for an interrupt where is necessary to release the alarm it took 42  $\mu s$ . The single-shot timer, however, took 212  $\mu s$ for releasing the alarm event. This high overhead is due the time needed to reprogram the hardware timer.

In order to evaluate the behavior of a poorly configured periodic timer, we devised a simple actuation system, in the form of a *Pulse-Width Modulator* (PWM) software application. In this application, a thread "glows" the leds at different intensities along the time (Figure 9). An alarm event periodically changes the intensity of each led (duty cycle). In order to create the illusion of glowing, the main thread must be executed at a regular period, with no interruptions other than the one that changes the intensity of each led.

We executed this application on the same AVR platform. The event period for the alarm that changes leds intensity was set to 20 ms. The timer's clock was set to 125000 Hz, and the periodic timer's frequency was set to 1000 Hz (1 interrupt at every 1 ms), 500 Hz (1 interrupt at every 2 ms) and 50 Hz (1 interrupt at every 20 ms, the best case for the periodic timer). Figure 10 show the interference caused by the timer mechanisms on period of the thread that handles the leds. In order to measure this period, the output of one of the leds was connected to a digital oscilloscope. Note that the small period variance for single-shot is not related to interrupt handling interference, but to the very own nature of the PWM algorithm.

Figure 11 summarizes the interference caused by timers mechanisms on the period of the PWM thread in terms of standard deviation. When the single-shot timer was used, the thread's average period was 40.52 µs, with a standard deviation of 1.12 μs (2.77% of the thread's average period). When the 1000 Hz periodic timer was used, the average period of this thread was 40.75 µs with a standard deviation of 1.72 μs (4.23% of the thread's average period). Since the periodic timer is not well configured, it generates interrupts that interfere with application. On the other hand, the periodic timers configured with 500 Hz and 50 Hz presented average periods of 40.51 µs and 40.44 µs respectively, but the 500 Hz periodic timer obtained a higher standard deviation (1.19 µs of the thread's average period). Since the 50 Hz periodic timer will only generate interrupts when necessary, it presented the best average period and standard deviation. This example shows how a bad periodic timer configuration can affect the system performance.




Figure 11: Mean period and standard deviation for each timer strategy and configuration with relation to Figure 10.

Two final remarks about the experiments carried out:

### • Deeply embedded system

Our work focused on deeply embedded systems. Such systems present serious resources limitations, such as power consumption, processing power and memory. Moreover, these systems are designed to run a specific set of applications, whose requirements are known at design-time. Therefore, configuring the periodic timer to fit system needs is a fully valid approach.

Furthermore, the time spent by reprogramming the hardware timer in the single-shot implementation in

deeply embedded system is high, since this task involves calculations, like divisions and multiplications, in order to adjust the next time requested by the application to the hardware timer period.

#### • Epos dependency

The experiments described here used the EPOS system, but the basic idea can be applied to virtually any embedded operating systems. The problem itself is related to how the periodic timer is implemented and not to the embedded operating system. A smart periodic time management implementation can supply and adjust to the needs of embedded or real-time applications.

#### 5. CONCLUSION

Common sense dictates that single-shot timer mechanisms are better than periodic ones. Nonetheless, our experiments have shown that, for real-time embedded systems, a properly configured periodic timer can usually match the single-shot approach in terms of performance and interference. Indeed, they shown that a periodic timer can, in some specific cases, outperform an equivalent single-shot mechanism. This apparently unaccountable outcome arises basically from the intrinsically periodic nature of embedded systems and from the way timers are implemented in such systems.

A periodic timer mechanism does not require the hardware timer to be reprogrammed for each event. In a periodic timer, the hardware timer is programmed during system initialization to trigger interrupts with a frequency that best matches the periods of events that will be handled by that system. This, in combination with a properly designed event queue, can render a simple, fast, and regular timer interrupt handler. Furthermore, a single-shot timer is limited by hardware resolution, and must fall back to software tick counting when its resolution is exceeded.

Although this scenario of tailored periodic timer mechanisms does not fit the all-purpose essence of ordinary operating systems, which must work in a best-effort to accommodate a myriad of application demands, it does fit quite well in the realm of real-time embedded systems. It is not our intention, however, to promote periodic timers as a generally better alternative for such systems than single-shot. There are many cases in the literature for which single-shot approaches have proved superior, in particular, concerning power efficiency and jitter. Our main intention is to reestablish periodic timer mechanisms as a concrete alternative for real-time embedded systems.

#### 6. ACKNOWLEDGMENTS

We would like to thank and acknowledge LISHA members Lucas Wanner, Roberto de Matos and Danillo Moura Santos for taking part in the initial implementation and evaluation of single-shot timers for EPOS, and João Felipe Santos and Rodrigo Steiner for the assistance in the measurements of our experiments. We would also like to thank Prof. Rômulo de Oliveria for the prolific discussions about timing in real-time systems.

## 7. REFERENCES

[1] Mohit Aron and Peter Druschel. Soft timers: efficient microsecond software timer support for network




Figure 10: Timer interference on the PWM thread's period along the time: (a) using periodic timer configured with 1000Hz; (b) periodic timer with 500Hz; (c) periodic timer with 50Hz; and (d) using single-shot timer.

- processing. ACM Trans. Comput. Syst., 18(3):197-228, 2000.
- [2] Antônio Augusto Fröhlich. Application-Oriented Operating Systems. Number 17 in GMD Research Series. GMD - Forschungszentrum Informationstechnik, Sankt Augustin, August 2001.
- [3] Ashvin Goel, Luca Abeni, Charles Krasic, Jim Snow, and Jonathan Walpole. Supporting time-sensitive applications on a commodity os. In *OSDI*, 2002.
- [4] G. Gracioli, D.M. Santos, R. de Matos, L.F. Wanner, and A.A. Frohlich. One-shot time management analysis in epos. In *Chilean Computer Science Society*, 2008. SCCC '08. International Conference of the, pages 92-99, Nov. 2008.
- [5] Paul Kohout, Brinda Ganesh, and Bruce Jacob. Hardware support for real-time operating systems. In CODES+ISSS '03: Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 45-51, New York, NY, USA, 2003. ACM.
- [6] H. Marcondes, A.S. Hoeller, L.F. Wanner, and A.A.M. Frohlich. Operating systems portability: 8 bits and

- beyond. Emerging Technologies and Factory Automation, 2006. ETFA '06. IEEE Conference on, pages 124–130, 20-22 Sept. 2006.
- [7] Simon Peter, Andrew Baumann, Timothy Roscoe, Paul Barham, and Rebecca Isaacs. 30 seconds is not enough!: a study of operating system timer usage. In Eurosys '08: Proceedings of the 3rd ACM SIGOPS/EuroSys European Conference on Computer Systems 2008, pages 205-218, New York, NY, USA, 2008. ACM.
- [8] Fauze Valério Polpeta and Antônio Augusto Fröhlich. Hardware mediators: A portability artifact for component-based systems. In EUC, pages 271–280, 2004.
- [9] John Regehr and Usit Duongsaa. Preventing interrupt overload. SIGPLAN Not., 40(7):50-58, 2005.
- [10] Suresh Siddha, Venkatesh Pallipadi, and Arjan van de Ven. Getting maximum mileage out of tickless. In OLS '07: Proceedings of the Ottawa Linux Symposium, 2007.
- [11] Dan Tsafrir, Yoav Etsion, and Dror G. Feitelson. General purpose timing: the failure of periodic timers.

Technical Report 2005-6, School of Computer Science and Engineering, the Hebrew University, Jerusalem, Israel, February 2005.