

Core 1

CPU

L1 Cache

....

Core n

CPU

L1 Cache

L2 Cache

